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CHAPTER I 
 
INTRODUCTION 
 
The functionality of semiconductor devices such as integrated circuits (ICs) can be 
compromised by exposure to radiation. Every natural or man-made environment in which these 
devices can be operated contains finite levels of various types of radiation. Heavy ions (particles 
with an atomic mass > 1) are a concern for space applications, especially outside of the Van 
Allen belts. Protons are a concern for space applications and are abundant in the Van Allen belts 
and in solar particle events. Neutrons are a concern for terrestrial and aeronautical applications, 
especially at high altitudes. Alpha particles (
4
He) are emitted from within the devices themselves 
since they contain trace amounts of radioactive materials that are unintentionally introduced 
during fabrication. Many other types of radiation can also degrade device functionality, such as 
electromagnetic radiation (e.g., X-rays and gamma rays), electrons, and muons, to name a few. 
All of these forms of radiation are capable of ionizing the material they pass through by either 
direct ionization or nuclear reactions. Thus, they can generate charge (i.e., electron-hole pairs), 
which can then interfere with the normal device operation. 
Since there are many types of semiconductor devices and many types of radiation to which 
they are exposed, there are many physical mechanisms by which functionality may be degraded. 
These mechanisms can be manifest in a device through a myriad of failure modes, which are 
broadly classified into four categories: total dose effects, displacement damage effects, dose rate 
effects (also known as transient ionizing radiation effects), and single event effects. Total dose 
effects are usually manifest as parametric degradation in a device caused by charge generated in 
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the insulating materials. Displacement damage effects are also usually manifest as parametric 
degradation, and are caused by particle impact-induced structural changes in the semiconductor 
or insulating materials. Dose rate effects are usually only a concern for man-made 
environments—such as that following the detonation of a nuclear weapon—and are caused by 
charge generated throughout the whole chip on a short timescale. Single event effects (SEEs) are 
usually triggered by the charge generated in the semiconductor from a single particle strike, and 
can be further classified as either soft or hard errors. Soft errors temporarily interrupt device 
functionality, and can be cleared by a reset, a power cycle, or by rerunning the program. Hard 
errors can cause structural damage through dangerously high currents or electric fields, and can 
therefore permanently disable a device. 
Single event latchup (SEL) is perhaps the most well known of the hard errors because it 
can occur in the ubiquitous CMOS technology [1], [2]. When fabricating CMOS circuits in a 
bulk technology, one cannot avoid creating pnpn structures, which are also known as thyristors 
or silicon controlled rectifiers. Figure 1 shows one of these parasitic structures that was 
introduced by placing NMOS and PMOS transistors side-by-side. Latchup can occur in this 
device because the parasitic pnp transistor, which is formed by the p
+
 source/N-well/P-substrate, 
and the parasitic npn transistor, which is formed by the n
+
 source/P-substrate/N-well, are in a 
feedback loop, such that the output (collector) of each transistor is connected to the input (base) 
of the other, as shown in the overlaid equivalent circuit. If a transient current is introduced in this 
device, either by circuit conditions or a charged particle strike, then the feedback loop can 
amplify this current and cause it to sustain itself. The resulting high current state, known as 
latchup, persists until power is removed or until the device is destroyed by the high current 
density [3], [4].  
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Figure 1. Cross-section of an N-well CMOS technology showing parasitic resistors and bipolar 
transistors. Modified from [1]. 
 
This dissertation describes an experimental study that focuses on SEL hardening strategies, 
triggering mechanisms, and testing considerations. The frontside single-photon absorption laser 
test method is used extensively. The through-wafer two-photon absorption laser, broadbeam 
heavy ion, proton, and neutron test methods are also used. The majority of the work is done 
using custom test structures fabricated in a Jazz Semiconductor 180 nm bulk CMOS technology. 
Data are also presented on a commercial power device controller and 130 nm technology 
SRAMs. 
Chapter II gives background on electrically-induced and charged-particle induced latchup. 
Triggering mechanisms, hardening strategies, and characterization methods are discussed. 
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Susceptibility trends over the past 40 years are given, along with a prediction of how problematic 
latchup may be in future technologies. Chapter III describes the test structures and experimental 
setup used in this work. Chapter IV discusses the effectiveness of various SEL hardening 
strategies, including thick-film silicon-on-insulator (SOI), triple well, and guard rings. Chapter V 
describes the latchup domino effect, which can cause latchup to spread from one pnpn region to 
another, and from there to another, until it spreads hundreds of micrometers across a chip. 
Chapter VI investigates the X and Y dimensions of SEL sensitive volumes and sheds light on 
SEL triggering mechanisms. Chapter VII presents laser SEL sensitivity maps to demonstrate that 
laser light reflected from metal lines toward the silicon can contribute to the SEE response of 
devices, for both backside-incident two-photon absorption and frontside-incident single-photon 
absorption laser tests. Chapters IV and V are drawn from [5] and Chapters VI and VII are drawn 
from [6]. Chapter VIII summarizes this work and highlights the main conclusions. Appendices A 
through C contain the Python scripts used to control the test equipment in this study. Appendix D 
describes ongoing research in which the test structures characterized in this work are being 
placed in an on-orbit experiment to validate/improve SEL rate prediction methods. Finally, 
Appendix E describes ongoing research that aims to quantify the degree to which reflections 
from metal lines may affect laser SEE measurements. 
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CHAPTER II 
 
BACKGROUND 
 
This chapter reviews the mechanisms, hardening strategies, test methods, and histories of 
electrically-induced, single particle-induced, and pulsed laser-induced latchup. In this work, the 
word ―latchup‖ is used to refer to the phenomenon generally, regardless of the triggering method. 
Single particle-induced latchup is the most common SEL test method. Pulsed lasers are used 
extensively in Chapters IV – VII to investigate SEL. Electrical latchup is not a focus of this 
work, but is worthy of review for a few reasons. The semiconductor industry regularly performs 
process-level and product-level electrical latchup tests. Since budget restrictions and 
performance requirements often necessitate the use of commercial semiconductor processes and 
products in harsh radiation environments, it is important to know how these electrical tests 
should be interpreted with respect to SEL robustness. Also, electrical latchup has been more 
thoroughly investigated than SEL, so an understanding of the similarities and differences 
between these two phenomena allows one to leverage the literature appropriately. Finally, SEL 
has been investigated using a pulsed laser on large aspect ratio electrical latchup structures in 
some studies [7], [8]. The geometries of these structures must be understood, since Chapter VI 
reaches different conclusions than those studies by using test structures whose geometries more 
accurately represent those of parasitic pnpn elements. 
Latchup Mechanisms 
An IC can be triggered into latchup by electrical conditions or by the radiation 
environment. Although these stimuli initiate latchup in very different ways, once the triggering 
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conditions are removed the equilibrium conditions for latchup are the same [1]. For example, the 
holding voltage and holding current, the minimum conditions required to sustain latchup, are 
independent of the triggering method. As a result, many electrical latchup hardening strategies 
are also applicable to SEL [2]. However, electrical and radiation stimuli do not affect the same 
regions of an IC. Electrical latchup tends to occur near the Input/Output terminals [1]. The I/O 
terminals can receive dangerous electrical signals, whereas the core circuitry is in a more 
controlled environment. For this reason the semiconductor industry applies latchup mitigation 
strategies primarily to the I/O circuitry, while making the core circuitry as dense as possible. 
However, since a charged particle can pass through any region of an IC, SEL typically occurs in 
the core circuitry where small n
+
 to p
+
 source spacings are used. Therefore, SEL mitigation 
strategies tend to be applied globally, which may greatly increase area and reduce performance. 
Among the many semiconductor reliability issues, latchup is especially concerning because 
it can cause structural damage. Many device types were tested in [3] and showed latchup currents 
ranging from 30 mA to more than 2 A. These currents can damage metal interconnects through 
electromigration or they can melt metal through temperature increases of over 1000 °C [3]. This 
damage can be catastrophic, in which circuit functionality is immediately and permanently 
altered. Catastrophic damage is usually caused by an open in a metal line, however, ejected metal 
can also form short circuits between adjacent metal lines. Latent damage can also occur, where 
the circuit continues to function properly in spite of structural changes [3]. Figure 2 shows SEM 
images of damaged metal and insulating regions. Although both of these metal lines maintained 
electrical conductivity, they‘re at a much greater risk of subsequent catastrophic damage. Some 
latchup events cause no structural damage. However, because it is very difficult to know whether 
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structural damage has occurred, it is common practice to assume that all latchup events have 
permanently reduced the reliability of the IC. 
 
 
Figure 2. SEM images (with nitride removed) of latchup-induced latent damage [3]. In (a) the 
insulator was fractured and lifted by the aluminum spheres. In (b) the original metal trace was 
severed, however, an Al ―bridge‖ was formed that maintained conductivity. 
                                                                               
 
Latchup susceptibility depends on a diverse set of process, layout, and environmental 
parameters [9]. This makes it difficult to predict the susceptibility of a given IC to latchup and to 
know which mitigation strategy would be most effective. However, the simplified circuit shown 
in Figure 1 can be used to understand how latchup susceptibility is affected by operating 
conditions and structural changes to the pnpn region. 
The feedback loop shown in Figure 1 is composed of cross-coupled parasitic pnp and npn 
bipolar junction transistors (BJTs) and decoupling resistors. Under normal bias conditions, the 
parasitic BJTs conduct very little current and regenerative feedback does not occur in this loop. 
However, the BJTs can be triggered into the forward-active mode, causing significant current 
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conduction and regenerative feedback, which introduces a low impedance path between the 
supply voltage (VDD) and ground. As shown in Figure 1, the base/collector junction of both of the 
BJTs (i.e., the N-well/P-substrate junction) is reverse biased under normal conditions. Therefore, 
to trigger the two BJTs into the forward active mode it is only necessary to forward bias their 
emitter/base junctions, which are the source/body junctions of the MOSFETs. The n
+
 and p
+
 
sources are tied directly to the power rails and are heavily doped, so their potentials are fixed. 
However, the bodies of the NMOS and PMOS transistors shown in Figure 1 are biased through 
the substrate and N-well resistances, respectively. These resistances shunt the emitter/base 
junctions of the pnp and npn transistors. Therefore, potential drops across these resistances cause 
the emitter/base junctions to be forward biased. If a triggering event causes only one of these two 
junctions to be forward biased, then the corresponding BJT enters the forward active mode and 
forces current through the base resistance of the other BJT, and can therefore cause it to also 
enter the forward active mode, thereby establishing latchup. 
The author of Figure 1 stated that both the MOSFET sources and drains participate in 
latchup, and that the figure omits the parasitic BJTs formed by the drains for clarity [1]. Many 
landmark papers [2], [10–12] and textbooks [13], [14]  have also stated that both sources and 
drains participate in latchup. Figure 3 shows the cross-section of an N-well CMOS inverter that 
includes the parasitic BJTs on both the sources and drains [13]. It is obvious that MOSFET 
drains contribute to the formation of BJTs; the question is how susceptible they are to latchup 
relative to similarly-positioned sources. Surprisingly, no study has been performed to answer this 
question [15]. Instead, the worst-case assumption has been implicitly made that MOSFET drains 
are as susceptible to latchup as sources. However, drains can be [2], [16], and usually are [15], 
less susceptible to latchup than similarly-positioned sources, for a few reasons. 
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1. Sources are tied directly to the power rails, whereas drains are biased through the 
channel. Therefore, the maximum latchup current available through a drain is limited 
by the drive current of the MOSFET, which is typically on the order of one milliampere 
per micrometer of gate width. This current is small relative to the minimum current 
necessary to sustain latchup in many devices (e.g., in Chapter 5, at least 10 mA was 
required to sustain latchup).  
2. Drain regions can be biased to either VDD or ground, depending on the logic state. Since 
a potential difference must exist across a pnpn structure for latchup to occur, this causes 
drains to only be susceptible to latchup for certain logic states [2]. Conventional 
wisdom is that SEL susceptibility is independent of operating mode, and that latchup 
currents cannot be extinguished by toggling gate voltages. Latchup events that meet 
these criteria must involve emitters (sources) that are tied directly to the power rails. 
3. In CMOS, adjacent NMOS and PMOS drains are often shorted together, so no potential 
difference exists across the pnpn structure they form [16]. The inverter in Figure 3 
demonstrates this principle. Therefore, latchup cannot occur between the LT2 and VT2 
bipolar transistors, although it could occur between LT2 and VT1, or between LT1 and VT2. 
Note that latchup may be triggered in a drain and then spread to a source (the latchup spreading 
mechanism is described in Chapter 5). This may explain why latchup cannot be extinguished by 
toggling gate voltages, even if the drains are involved. Similarly, if latchup is triggered in a drain 
and then spreads to a source, the source could then provide the large current needed to sustain 
latchup, thereby allowing the latchup current to exceed the MOSFET drive current (see #1 
above). It was shown in [17] that latchup can be triggered in a drain region. Also, it was shown 
in [12] that the source and drain of the same MOSFET can participate in latchup simultaneously. 
The subjects above bear further investigation, but are outside of the scope of this work. 
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Therefore, this work refers to the parasitic emitters as n
+
/p
+
 sources, and the assumption is made 
that, in the worst case, the n
+
/p
+
 drains are equally susceptible to latchup. If this assumption can 
be relaxed through future studies, then the relative robustness of drains could be exploited by 
ensuring that NMOS and PMOS sources are always separated by a drain region. 
 
Figure 3. Cross-section of an N-well CMOS inverter showing parasitic bipolar transistors on 
both the MOSFET sources and drains [13]. 
 
An increase in operating temperature promotes latchup. Higher temperatures promote 
latchup for a few reasons: they reduce the potential needed to turn on the emitter/base junctions 
of the parasitic BJTs, they increase bipolar amplification, and they increase the resistances that 
shunt the emitter/base junctions [18]. One exception exists in this trend. In [19], SEL 
susceptibility was seen to abruptly increase as temperature was reduced below 32 K. It was 
postulated in [20] that latchup can occur at these temperatures, in spite of carrier freeze out and 
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of the gain product of the BJTs being lower than one, due to shallow level impact ionization in 
the well/substrate junction. 
An increase in supply voltage (VDD) promotes latchup. Note in Figure 1 that VDD is applied 
across the collector-emitter regions of both BJTs. In other words, VCE equals VDD for the npn 
transistor, and VEC equals VDD for the pnp transistor. If a charged particle strike generates a given 
amount of current in the base of the npn transistor, then that transistor will produce a collector 
(output) current whose magnitude is determined by VCE (VDD). Therefore, larger supply voltages 
lead to larger collector currents, making it easier for one BJT to trigger the other into the forward 
active mode, which establishes latchup. A large supply voltage is also more likely to exceed the 
holding voltage than a small one, making it more likely that latchup is maintained. 
Latchup Hardening Strategies 
 Many methods have been developed to harden ICs against SEL. Hardened-by-design 
methods such as implementing guard rings [13] do not require any modification of the 
semiconductor process, but come with an area penalty. Hardened-by-process methods such as 
using an epitaxial layer on a heavily doped substrate [13] have no area penalty, but may require 
process modifications. All latchup hardening methods aim to either decouple the parasitic bipolar 
transistors, reduce their gains, or decrease the resistances to the well and substrate contacts (see 
Figure 1). The most appropriate SEL hardening method for a given application depends on many 
factors, including the area penalty that can be tolerated and the level of robustness required. 
Latchup only occurs when sufficiently large potentials are dropped across both the N-well 
and substrate resistances, which shunt the emitter/base junctions of the pnp and npn transistors, 
respectively (see Figure 1). Therefore, any change that reduces these parasitic resistances makes 
it more difficult to activate the BJTs, which promotes latchup robustness. This can be 
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accomplished by fabricating the IC on an epitaxial substrate, where a thin lightly doped epitaxial 
region is grown over a highly doped, low-resistivity substrate [4]. Epitaxial technologies have an 
additional advantage for SEL; they reduce charge collection from the substrate, which reduces 
the transient currents that can trigger latchup. Although epitaxial layers are sometimes treated as 
a panacea for SEL, counterexamples have been found in which circuits built on shallow epitaxial 
layers have been surprisingly susceptible [1]. Other methods that harden against SEL by 
reducing parasitic resistances include increasing well doping, increasing well depth, introducing 
retrograde wells using ion-implantation (rather than diffused wells) [21], moving well and 
substrate contacts closer to the pnpn regions [22], [23], introducing a heavily doped buried layer 
(HDBL) [24–26], and introducing a triple well, or buried N-well. The effectiveness of SEL 
hardening using triple well is demonstrated in Chapter IV. Note that triple well differs from 
HDBL in that the buried layer has the opposite dopant type as the substrate. 
Latchup susceptibility is also a function of the gains of the parasitic bipolar transistors. The 
basic condition for regenerative feedback in the two BJTs is that the product of their gains must 
exceed one [27]. The derivation of this basic condition assumes that there are zero ohms of 
decoupling resistance in the feedback loop in Figure 1, and infinite substrate and N-well 
resistances that shunt the emitter/base junctions of the BJTs. The higher fidelity derivation in 
[14] accounts for these finite resistances and shows that the gain product needed to sustain 
latchup may be much greater than one. The gain is also important because, when only one BJT is 
in the forward active mode, its gain determines the magnitude of the current that can go on to 
trigger the second BJT into the forward active mode. Bipolar transistor gain can be decreased by 
increasing the base width. In the case of the lateral npn transistor in Figure 1, this means 
increasing the n
+
 source to N-well spacing. In the case of the vertical pnp transistor, this means 
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increasing the depth of the N-well, or increasing the vertical distance between the p
+
 source and 
the p-substrate. Bipolar transistor gain can also be decreased by increasing the base doping, or by 
introducing other types of impurities that promote recombination. Latchup mitigation strategies 
based on this principle have been proposed [28], [29], but have not been widely used because 
blanket application of impurities across a chip modifies the MOSFET I-V characteristics, and 
application over select regions requires the addition of an expensive step in the fabrication 
process. 
Other latchup mitigation strategies aim to decouple the BJTs by separating them with 
shallow trench isolation, deep trench isolation [30], or by increasing the n
+
 source to p
+
 source 
spacing [13]. These strategies increase the resistance between the transistors and therefore 
weaken regenerative feedback (see Figure 1). Some SOI technologies eliminate the pnpn 
feedback loop with dielectric isolation, and are therefore immune to latchup. However, other SOI 
technologies exist in which pnpn latchup can occur (see Chapter IV). Guard rings are an 
effective method for decoupling the BJTs both spatially and electrically. An n+ (p+) guard ring 
is essentially an N-well (P-substrate) contact that runs along the perimeter of the N-well (P-
substrate) region and encloses all PMOS (NMOS) devices therein. This helps to prevent the 
potential drops that can lead to latchup. The effectiveness of guard rings is discussed in 
Chapter IV. 
Electrical Latchup Tests 
The semiconductor industry regularly performs electrical latchup measurements for two 
reasons: to characterize new processes in order to establish design rules, and to verify that their 
products meet reliability standards. Process characterization is performed on large aspect ratio 
pnpn test structures, such as the one shown in Figure 4, and is guided by IEEE Standard 1181-
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1991 [31]. If a vertical cut-line is taken of this structure, then the cross-section will be identical 
to that of Figure 1, except that the drain regions have been omitted. It was recommended in [31] 
that the four stripes of the Figure 4 structure be made as thin as possible, and be placed as closely 
together as possible, and that the width of the stripes be at least 20 times greater than the 
minimum feature size. This large aspect ratio (at least 20:1) was chosen to ensure a worst-case 
electrical latchup characterization by making three-dimensional latchup effects [32] negligible. 
Typically, many variations of the structure shown in Figure 4 are characterized [14], including 
larger n+ to p+ source spacings and guard rings, to identify process susceptibilities in order to 
develop layout practices that reduce latchup susceptibility.  
 
 
Figure 4. Layout of a pnpn electrical latchup test structure [31]. 
 
Current injection tests are performed on process characterization structures (see Figure 4) 
to extract certain latchup parameters. Positive current injection is a method to induce latchup by 
forcing a current into the anode (i.e., the p+ source), whereas negative current injection induces 
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latchup by pulling current from the cathode (i.e., the n+ source). Figure 5 [22] shows a typical 
I-V curve produced by a positive current injection test. The figure inset shows a circuit model for 
latchup similar to that of Figure 1, which has been redrawn for clarity. The N-well is held at VDD 
and the substrate and cathode are grounded. Current is forced into the anode, causing the anode 
voltage to increase. Once the anode voltage is approximately 0.7 V above the N-well voltage, the 
anode/N-well junction becomes forward biased. Because that is also the emitter/base junction of 
the parasitic pnp transistor, the transistor turns on, causing the current to increase. As the anode 
current continues to increase, the pnp transistor forces more and more current through the 
substrate resistance. The substrate resistance shunts the emitter/base junction of the parasitic npn 
transistor, so once there is a sufficiently high potential drop across that resistance, the npn 
transistor is also turned on. This is called the trigger point, and is labeled on Figure 5. With both 
of the BJTs turned on there is a low impedance path between VDD and ground, causing an 
increase in current even as the anode voltage decreases. The npn transistor forces a current 
through the N-well resistance, which keeps the emitter/base junction of the pnp transistor 
forward biased. Therefore, the npn transistor keeps the pnp transistor turned on, and vice-versa. 
The pnpn structure is then said to be latched because it will remain in a high current state until 
the anode voltage is decreased below a critical level. This critical level is labeled on Figure 5 as 
the holding point. The holding voltage (Vhold) is an important parameter because if it is greater 
than VDD, latchup cannot be sustained. 
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Figure 5. Typical I-V curve for positive current injection into a pnpn structure. Inset: Equivalent 
circuit for pnpn structure showing parasitic BJTs and well and substrate resistances. Taken from 
[22]. 
 
To verify that a new product (e.g., a commercial IC) is robust against electrical latchup it is 
tested according to the JESD78B standard [33]. This standard prescribes that a sample group of 
six ICs be subjected to two types of tests: overvoltage at each power supply pin and current 
injection at each signal pin. The overvoltage tests are meant to mimic power glitches and/or high 
voltage tests like burn-in [34]. The current injection tests are meant to mimic over/undershoots at 
the signal pads that could be caused by reflections, noise, or external injection.  
Other electrical latchup test methods exist, many of which are discussed in [35]. It is 
beyond the scope of this work to summarize the vast electrical latchup literature. Excellent 
reviews of the field have been written by Troutman [13], Hargrove [10], and Voldman [14]. 
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Single Event Latchup Tests 
This section reviews a few basic principles of heavy ion, proton, neutron, and pulsed laser 
SEL testing that are necessary to put the chapters that follow in the proper context. Many of 
these principles are applicable not only to single event latchup, but also to other types of single 
event effects. 
Single Particle-Induced Latchup Tests 
Single particle-induced latchup can be caused directly by a heavy ion, or indirectly by a 
proton, neutron, or heavy ion that collides with a nucleus in the IC and produces highly ionizing 
daughter particles. The most commonly accepted SEL hardness assurance method is to test an IC 
for reliability in those respective environments using broadbeam heavy ion, proton, and neutron 
beams. Proton irradiation facilities exist [36–38] that allow the user to select a quasi-
monoenergetic proton energy, either by tuning or degrading the beam. This allows the SEL 
response of the IC to be tested at energies that meet or exceed those of the protons of concern, 
such as those in the Van Allen belts, or those originating from solar particle events. Neutron 
testing is typically performed at facilities [36], [39], [40] that use spallation to produce an 
atmospheric-like spectrum of neutron energies. Unlike proton and neutron testing, heavy ion 
testing usually must be done at much lower energies than those of the environment of interest. 
Outside the protection of earth‘s magnetosphere, galactic cosmic rays (GCRs) exist with energies 
greater than 10 GeV/u. This is shown in Figure 6 [41], which plots CREME96 [42] simulated 
interplanetary GCR iron spectra during solar minimum behind aluminum shielding thicknesses 
of 0 mm, 2.54 mm, and 12.7 mm. For the surface incident (unshielded) spectrum, the differential 
flux peak occurs at approximately 200 MeV/u, and the median differential flux exceeds 
1000 MeV/u. Comparison of the spectra reveals that shielding does not significantly attenuate 
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the fluxes of ions whose energies exceed 20 MeV/u, so the effect of these high-energy ions on an 
IC must be understood to ensure reliable operation. Unfortunately, ground test facilities that 
produce ions of these energies are not available for SEE testing, with very few exceptions [43], 
[44], which can complicate hardness assurance [45–47].  
 
 
Figure 6. CREME96 simulated interplanetary GCR iron spectra during solar minimum behind 
various shielding thicknesses [41]. 
 
In many cases, low-energy heavy ion facilities (ion energies < 100 MeV/u) [48–51] can be 
used to study the SEE response that ICs would exhibit in the high-energy GCR environment. An 
understanding of how this correlation is possible can be gained using Figure 7 [47], which plots 
linear energy transfer versus energy for five ion species. Linear energy transfer (LET) is the 
amount of energy lost per unit path length as an ion travels through a material [52], and is 
19 
 
typically reported in units of MeV-cm
2
/mg. As shown in Figure 7, LET has a complex non-
monotonic dependence on ion energy and increases with atomic number. A discussion of the 
physics of energy loss can be found in [53]. In this discussion, the noteworthy feature of Figure 7 
is that the maximum LET of the ions occurs at energies below a few MeV/u. Therefore, the high-
LET portion of the GCR spectrum is dominated by particles with these low energies. Figure 8 
[41] shows the CREME96 simulated integral LET spectra for GCR ions with atomic numbers 
ranging from two through ninety-two. The high-LET portion of the spectrum exhibits a large 
drop at 30 MeV-cm
2
/mg, which is also the maximum LET of iron, as shown in Figure 7. Thus, 
low-energy iron ions are a dominant component of the GCR LET spectrum [54], due to iron‘s 
high atomic number and relative abundance in GCRs [41]. The second large drop seen in Figure 
8 at 100 MeV-cm
2
/mg is caused by higher atomic number but less abundant ions whose energy is 
also low. Therefore, low-energy ion test facilities [48–51] can be used to study the SEE response 
to high-LET GCRs, provided the ions penetrate sufficiently deep into the IC.  
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Figure 7. Linear energy transfer versus energy for five heavy ion species [47]. Generated using 
SRIM-2008 [55]. 
 
 
Figure 8. CREME96 calculations of the integral LET spectra during solar minimum behind 
various shielding thicknesses [41]. 
21 
 
 
When testing at heavy ion facilities, one convenient method for increasing the effective 
LET of the beam is to change the angle at which it strikes the DUT. This causes the ion to 
deposit more energy in a given thickness of material. For example, the effective LET of an ion 
that strikes the DUT at a 45° angle is increased by 1/cos(45°), which is 1.414. Also, since the 
solid angle subtended by the DUT is reduced by changing its angle to 45°, the effective fluence 
is reduced by 1/cos(45°). In many cases, the same SEE response is obtained regardless of 
whether the LET or effective LET metric is used, although exceptions exist [45–47]. The use of 
effective LET is very common, and, as a result, it is often erroneously referenced as ―LET‖. 
To predict the SEE response of an IC in an environment such as that of Figure 8, it is 
common to characterize the IC‘s effective SEE cross section as a function of effective LET. 
Figure 9 shows the effective SEL cross section versus effective LET of an SRAM at various 
temperatures [18]. The (effective) SEL cross section is the number of SEL events observed per 
unit (effective) fluence [52] and is proportional to the SEL sensitive area of the IC. The most 
useful values from an SEL cross section curve are the threshold LET, which is the minimum 
LET necessary to observe at least one event, and the saturation cross section, which is the 
maximum sensitive area of the IC [2].  
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Figure 9. Effective SEL cross section versus effective LET at various temperatures for the 64 KB 
IDT7187 SRAM. Modified from [18]. 
 
SEL hardness assurance tests are tailored according to project specifications, but they often 
follow JESD57 [52]. Following this standard, the device under test (DUT) is heated to the 
maximum temperature and biased to the maximum voltage at which it will be operated during 
the mission. The DUT should be tested for functionality before and after the irradiations to 
ensure that catastrophic damage hasn‘t affected the results. Irradiations are typically performed 
up to an effective LET of 120 MeV-cm
2
/mg, since that exceeds the highest LETs shown in 
Figure 8, or at least up to an LET that shows the cross section has saturated. Sufficiently 
energetic ions should be used so that LET is relatively constant as the ions pass through the 
sensitive volume for SEL. The SEL sensitive volume is often tens of micrometers thick [7], [27], 
[56], which calls into question the practice of increasing effective LET by varying the angle of 
the DUT [1], because that also decreases the effective range of the ions. It was shown in [57] that 
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the use of ions with effective ranges below 40 µm caused the SEL cross sections to be 
significantly lower than when testing was done with ions having the same LET and longer range. 
Irradiations are typically performed to a total fluence of 10
7
 cm
-2
, or until a statistically 
significant number of latchup events are detected. During irradiation, a latchup event is manifest 
as a current increase on the power supply lines that usually exceeds tens of milliamperes [3], 
[27]. Detecting latchup may sound simple, but in practice it can be difficult. Single event 
functional interrupts (SEFIs) and microlatches can easily be mistaken as latchup events. SEFIs 
are ion-induced mode changes in the DUT, and different operating modes can draw very 
different amounts of current. Microlatches tend to increase the equilibrium current by a few 
milliamperes and are likely caused by a phenomenon known as snapback [1], [27], [58], [59]. 
Protection circuitry is typically used to limit the current once latchup has occurred to minimize 
the chances of structural damage. The protection circuitry must be carefully designed, because if 
it is too aggressive it can inhibit latchup [52]. Once the predetermined threshold current for 
latchup has been exceeded the DUT is powered off. Because self-heating may have occurred the 
DUT must be allowed to cool off, and then the test can continue. Finally, the resulting test data 
allow evaluation of whether the DUT meets project requirements, which usually depend on 
whether its threshold LET for SEL exceeds a certain value. 
Pulsed Laser-Induced Latchup Tests 
Pulsed lasers are a powerful tool for studying SEEs in ICs [60–63], and have given great 
insight into SEL mechanisms and hardness [7], [8], [64–66]. Unlike broadbeam heavy ion 
testing, pulsed laser testing allows the observed SEEs to be correlated with the time and location 
of the strike. The wavelength of the laser is chosen so that it generates charge either by the 
single-photon absorption (SPA) or two-photon absorption (TPA) process. Figure 10 shows the 
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absorption spectrum of light in silicon [67] and highlights the 590 nm and 1260 nm wavelengths 
used in this work. The absorption coefficient at 590 nm is very large, so a single photon is easily 
absorbed to generate one electron-hole pair. Figure 11 shows the calculated electron-hole pair 
profile that results from a laser pulse of this wavelength in silicon. The 1/e penetration depth is 
1.8 µm, meaning that only 37% of the light that enters the silicon reaches that depth. Due to the 
limited penetration depth, SPA tests are typically done through the frontside of the chip so that 
charge can be generated in the active devices with minimal laser energy losses in intervening 
material. One limitation of this method is that those regions of the IC that are covered by 
metallization are not accessible by the laser [61]. One of the main reasons that TPA testing was 
developed was to circumvent this limitation [62].  
 
 
Figure 10. Absorption spectrum of light in silicon, highlighting the 590 nm (SPA) and 1260 nm 
(TPA) wavelengths used in this work [67]. 
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Figure 11. Electron–hole density plot (in pairs/cm3) for the 590 nm single-photon excitation 
process in silicon as a function of depth (Z) in the material for a 4.2 pJ, 1 ps pulse focused to a 
FWHM diameter of 1.2 µm [67]. 
 
The 1260 nm laser used in this work has a negligible absorption coefficient in silicon, as 
shown in Figure 10. Therefore, this laser can travel through the backside of the chip, through the 
thick silicon substrate, with minimal energy losses. This allows access to those regions of the IC 
that are covered by metallization. At this wavelength, two photons must be absorbed by the 
silicon simultaneously to generate one electron-hole pair. This means that charge generation is 
proportional to the photon density squared [67]. Therefore, charge is only generated near the 
focal point, where the photon density is high, as shown in Figure 12. Testing with a TPA laser 
has an additional advantage over testing with an SPA laser:  the charge generation region can be 
positioned at an arbitrary depth in the device. 
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Figure 12. Electron–hole density plot (in pairs/cm3) for the 1260 nm two-photon excitation 
process in silicon as a function of depth (Z) for a 1 nJ, 120 fs pulse focused to a FWHM diameter 
of 1.6 µm [67]. 
 
As can be seen in Figures 11 and 12, the charge generation profiles of SPA and TPA pulsed 
lasers are different from that of a heavy ion strike. For this reason, lasers are typically not used in 
place of heavy ion beams to qualify devices for use in high radiation environments. Instead, 
lasers are typically used to pinpoint the strike locations that lead to SEEs, which is invaluable for 
circuit hardening and for identifying underlying mechanisms. In some cases, however, laser 
pulse energy can be correlated with heavy ion LET [63], [64]. 
In the case of SEL, a pulsed laser can be used to qualify an IC for use in radiation 
environments in which high-LET particles are a significant concern. If an IC does not latch up at 
any strike location for pulse energies whose equivalent LET far exceeds 100 MeV-cm
2
/mg, then 
that IC will not latch up in a heavy ion environment. No IC has exhibited SEL to heavy ions that 
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did not also exhibit SEL when irradiated in this manner with a pulsed laser [65]. Although the 
charge generation profiles of pulsed lasers are different from those of heavy ions, the laser can be 
used to flood the IC with charge at the location of the parasitic BJTs. For example, even though 
a 590 nm laser only has a 1/e penetration depth of 1.8 µm, the parasitic BJTs are located within 
1.8 µm of the surface in most technology nodes with a feature size of 0.5 µm or smaller [8].  
The Past, Present, and Future of Latchup Susceptibility 
Semiconductor technologies are becoming more diverse over time. Because latchup 
depends on many process and layout parameters this makes it difficult to identify general trends 
in susceptibility. Nevertheless, the first section below will draw from [14] to give an overview of 
how the rapid process changes in CMOS technology have affected electrical latchup 
susceptibility. The second section will identify major events and trends in SEL susceptibility. 
Although no one knows what CMOS technologies will look like in ten years, the final section 
will use recent trends in latchup susceptibility, along with the lessons learned from the past 40 
years of latchup history, to discuss the susceptibility of future technologies. 
Brief History on Electrical Latchup Susceptibility 
Late 1960‘s: CMOS invented by Fairchild Semiconductor [68]. The technology was quickly 
identified as useful for defense and aerospace applications due to low power 
consumption and high noise immunity. 
Early 1970‘s: Many laboratories focused on latchup because it prevented the mainstream 
integration of CMOS. NMOS technologies were used instead. 
Late 1970‘s: Various CMOS design techniques and process solutions developed to mitigate 
latchup. 
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Early 1980‘s: Focus in the CMOS latchup discipline shifted toward practical integration in 
manufacturing facilities. Many proposed concepts (such as gold doping to spoil 
bipolar gain) were rejected as unacceptable for mainstream technologies. More 
practical layout and process solutions (such as guard rings) were integrated into 
the mainstream. 
1983: The goal of achieving CMOS latchup immunity was emphasized by laboratories 
and in the literature to alleviate the fears of technology management and 
customers. Latchup was still prevalent and threatened to impede CMOS scaling.  
1985: Latchup process solutions (such as retrograde wells) and characterization were 
integrated into mainstream CMOS technologies with significant success. It was 
believed that the problem of CMOS latchup was understood and cured [13]. 
1986 – 2000: Additional latchup solutions (such as trench isolation and p- epitaxial/p+ 
substrate wafers) provided significant safety margins that adequately prevented 
latchup in the majority of memory and logic applications. 
2000 - Present: Semiconductor scaling and the inattentiveness of the semiconductor industry to 
latchup reduced the latchup safety margin (e.g., at the 180 nm technology node 
the industry reverted to lightly doped substrates). Some modern ICs are quite 
susceptible to latchup, especially in system-on-chip, mixed-signal, and power 
applications. 
Brief History on Single Event Latchup Susceptibility 
The history of SEL susceptibility doesn‘t necessarily follow that of electrical latchup 
susceptibility. As was noted previously, although many electrical latchup solutions mitigate SEL, 
they are often applied only to I/O circuitry, leaving the core circuitry very susceptible to SEL. 
29 
 
In 1967 Leavy and Poll demonstrated ‗transient radiation-induced CMOS latchup‘ (i.e., 
dose rate-induced CMOS latchup) [69]. This was the first time radiation had been shown to 
induce latchup. Ground test data on heavy ion-induced latchup was first reported in 1979 by 
Kolasinski et al. [70]. As the years passed and feature sizes became smaller, threshold LET 
values generally decreased (i.e., latchup susceptibility increased) for non-epitaxial technologies 
[1]. Fortunately, an increasing trend toward epitaxial construction has generally improved SEL 
robustness [4]. Heavy-ion induced latchup was confirmed to have occurred in space in 1991 by 
Goka et al. [71]. Threshold LET values decreased enough that, in 1992, Nichols et al. reported 
ground test data on proton-induced latchup [72]. In that same year Adams et al. verified that 
proton-induced latchup had occurred in space [73]. In 1996 Johnston wrote that the latchup 
sensitivity of various CMOS technologies exhibits a wide range of behavior. He noted that not 
all advanced devices are susceptible, but some are extremely sensitive to latchup in space [1]. 
The same is true today.  
In the early days of CMOS, defense and aerospace agencies helped drive technology 
development by being some of the largest investors and consumers. However, the reduction of 
defense investments that followed the Cold War and the explosive growth of the consumer 
microelectronics industry have left these agencies with very little influence over semiconductor 
reliability. Defense and aerospace agencies are therefore left with two options when selecting ICs 
for strategic applications. They can buy commercial-off-the-shelf (COTS) ICs, characterize their 
radiation susceptibilities, and use them ―as is‖, or they can pay to use radiation hardened 
microelectronics. Hardened microelectronics are much more expensive than COTS 
microelectronics, and their performance lags by several technology generations. Thus, these 
agencies are left with the difficult task of trying to understand how recent technology 
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developments in COTS microelectronics may affect mission reliability, and of trying to 
anticipate the susceptibilities of future technologies. 
Latchup Susceptibility in Future Technologies 
Conventional semiconductor scaling has both advantages and disadvantages from a latchup 
point of view. The parasitic resistances are reduced due to the higher doping concentrations, but 
are simultaneously increased by the more shallow well depths. The base widths are decreased in 
both the vertical pnp and lateral npn transistors, but the higher doping in the base regions still 
causes a net decrease in their gain product [34]. Supply voltage scaling clearly contributes to 
latchup robustness. 
Many researchers have hoped that the latchup problem would disappear as technology 
scales. However, an inspection of the electrical and single event latchup histories above reveals 
that just as one process change can alleviate latchup, another can exacerbate it. In 1996, Johnston 
said that when supply voltages scaled below 2 V, the holding voltage of internal structures might 
be sufficiently high that latchup would not be possible for most commercial technologies, 
especially those using trench isolation [1]. However, the last several technology generations have 
produced many latchup susceptible ICs, even though they had trench isolation and supply 
voltages as low as 1.2 V [22], [74]. Unfortunately, trench isolation depth has scaled along with 
the feature size, making trench isolation less effective in mitigating latchup than originally 
hoped. It is true that the supply voltage scaling has generally improved latchup robustness. 
Measurements performed in 2005 by Boselli et al. showed that, as technology has scaled from 
the 180 nm to the 65 nm node, process-level latchup robustness has increased [34]. Similar 
measurements performed in 2010 by Dodds et al. showed that this trend continued in the 45 nm 
technology node [22]. However, Boselli noted that overall circuit latchup sensitivity is a result of 
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the interaction of process-level latchup sensitivity and the system performance space in which 
the circuit operates [34]. The rapid growth of system performance increases potential latchup 
stimuli due to increased system integration and increased clock speeds. 
These signs indicate that latchup is evolving just as semiconductor technology is evolving. 
Process-level immunity may solve the latchup problem for a time in certain technologies, as was 
seen in the electrical latchup field from 1986-2000. However, scaling will not cause latchup to 
disappear from all new technologies by serendipity. If a new process is found to have a large 
latchup safety margin then the industry trades off that margin to reduce circuit area. The process 
and layout solutions for latchup are widely known (e.g., thin-film SOI technologies are immune 
to latchup) but the semiconductor industry is more driven to reduce cost than to ensure reliability 
in harsh environments. 
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CHAPTER III 
 
EXPERIMENTAL DESCRIPTION 
 
Test Structures 
Previous studies have investigated SEL using either commercial ICs or electrical latchup 
test structures. Commercial ICs contains many pnpn paths of varying sensitivities in close 
proximity to one another, making it difficult to identify which pnpn path is triggered into 
latchup. Root cause analysis is further complicated in modern ICs since their feature sizes are 
smaller than the ~1 µm resolution of focused lasers [60], [62] and focused ion microbeams [75]. 
To simplify this problem, some studies have investigated SEL using electrical latchup structures 
[7], [8] such as that of Figure 4, which have a very large aspect ratio. The layout of these 
structures is very different from that of the parasitic pnpn regions in commercial high density 
ICs. Due to three-dimensional latchup effects [32], it is unclear to what degree the conclusions 
drawn using these structures might apply to high density ICs. 
Test structures were fabricated for this study in the Jazz Semiconductor CA18HD process 
with the goal of capturing the physics of latchup in high-density ICs, while keeping the structures 
simple enough to be able to identify which pnpn region is triggered into latchup. This CMOS 
180 nm technology is well-suited for this study because the features of interest, such as the n
+
 
source to p
+
 source spacing, are large relative to the resolution of the laser probes used. Also, the 
180 nm technology node deserves investigation because it is very susceptible to latchup relative 
to more modern technology nodes [34], and because it is commonly used in space applications. 
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The CA18HD process is built on bulk (non-epitaxial) wafers and has six metal layers, 
dual/triple wells, shallow trench isolation (STI), dual gate oxides, and VDD = 1.8 V/3.3 V [76]. 
The cross-section of this process and the resulting pnpn structure is illustrated in Figure 13. This 
figure differs from Figure 1 because STI and a P-well are present. The P-well resistance is in 
parallel with the P-substrate resistance, and therefore reduces the npn emitter/base shunting 
resistance that allows latchup to occur. Destructive spreading resistance measurements [77] were 
performed to determine the substrate and well doping profiles. The P-substrate doping is 
3 × 1015 cm-3. The N- and P-wells both extend 0.8 µm beneath the shallow trench isolation and 
have a peak doping of 5 × 1017 cm-3.  
 
 
Figure 13. Cross-section of a dual well bulk CMOS technology showing parasitic resistors and 
bipolar transistors. Drawn after [1], [34]. 
 
An image of one of the 180 nm test structures is shown in Figure 14. For clarity, only a few 
of the layers are shown. The overlayer metallization was designed with large openings to allow a 
laser to pass through unobstructed. The maximum metal line resistance from any junction to the 
pads was kept below one ohm by using wide lines, and by stacking and shorting together 
multiple metal layers. This was done to minimize the chances of latchup-induced thermal 
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damage, which is usually manifested as structural changes in the metal interconnects of an IC 
[3], [4]. The structure in Figure 14 contains many latch-able p
+
 source/N-well/P-well/n
+
 source 
regions. Many variations of these pnpn regions were fabricated on the same chip using different 
layout parameters and process options. These structures were used for all the experiments in this 
work, except where otherwise noted (in Chapter IV). 
 
 
Figure 14. Test structure showing many latch-able pnpn elements that are accessible with a 
frontside laser. 
 
Several chips from the same wafer were prepared for this study by polishing their 
backsides to minimize the diffusion of light during through-wafer laser testing. They were 
epoxied and wirebonded in 40 pin dual in-line packages (DIPs) over holes that were drilled to 
allow the passage of a through-wafer laser. For all experiments, the N-well and p
+
 sources were 
biased at VDD and the P-well and n
+
 sources were grounded, representing the worst-case bias 
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conditions for SEL. The backside substrate contact was also grounded, but it did not cover the 
entire back surface of the chip due to the hole in each DIP. 
Test Setup 
Frontside SPA and backside TPA laser irradiations were performed at the Naval Research 
Laboratory. The 590 nm wavelength SPA laser produced 1 picosecond-wide pulses at 1 kHz 
with a full width at half maximum (FWHM) spot size of 0.9 µm and a 1/e optical penetration 
depth of 1.8 µm in silicon [63], [78]. Although this penetration depth is small compared to that 
of heavy ions, the parasitic bipolar transistors that lead to latchup are located in the top two 
micrometers of silicon (the well depth is 0.8 µm) and are therefore accessible by the laser [64], 
making the 590 nm laser an appropriate tool for this study. 
The 1260 nm wavelength TPA laser produced 150 femtosecond-wide pulses at 1 kHz with 
an optical FWHM spot size of 1.3 µm [67], [78], and a charge generation FWHM spot size of 
0.9 µm in silicon. Since the 1260 nm laser only generates charge through two-photon absorption 
in silicon, the knife-edge measurements [79] used to determine the optical spot size had to be 
performed using a different semiconductor detector (an InGaAs photodiode) in which single-
photon absorption is the dominant charge generation mechanism [67]. In silicon, however, this 
laser produces a smaller charge generation FWHM spot size (0.9 µm) than optical FWHM spot 
size (1.3 µm), because the photon density is largest at the center of the optical spot, and because 
charge generation is proportional to the photon density squared. Therefore, the 1260 nm and 
590 nm lasers both allow for submicron resolution of SEE sensitive areas. Except where 
otherwise noted, both types of lasers were focused to the Si/SiO2 interface. 
The equipment used for all SEL measurements on the 180 nm devices under test (DUTs) is 
described by the block diagram in Figure 15. The system was automated to scan the laser spot 
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(relative to the DUT) over a predefined window, in discrete steps along X and Y. This was done 
using the MATLAB interface developed by NRL to control the stepper motors that move the 
DUT, while the laser remains stationary. Between steps, the test structure was biased for a 
window of 100 ms (100 laser pulses). If SEL occurred during that window then the event was 
written to a file for that location. Latchup events were detected with an Agilent 6624A power 
supply as current increases that exceeded 5 mA. The nominal current was a few nanoamperes 
and the current limit was 100 mA. All latchup events caused the current to increase to the 
100 mA limit, but no destructive latchup events were observed.  
The Agilent 6624A power supply was automated using the Python script provided in 
Appendix A, which relies on the Python Laboratory Operations Toolkit [80]. As shown in Figure 
15, the Python script was run from a laptop computer, which communicated with the power 
supply through its GPIB interface by way of a router and an Agilent 5810 LAN/GPIB gateway. 
A flag can be set in this script to find the holding voltage after each latchup event. This is done 
by decrementing the supply voltage in small steps until the high current state is extinguished, and 
by recording the last voltage at which latchup was maintained as the holding voltage. The 
resulting I-V waveforms are given in Chapter V.  
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Figure 15. Block diagram of the test setup for the SEL tests on the 180 nm structures. 
 
Another flag can be set in the Python script in Appendix A to allow the power supply to be 
controlled by NRL‘s MATLAB script. Communication between the NRL and Vanderbilt 
systems occurs via three one-way TTL signals that are passed between the data acquisition 
(DAQ) units, as shown in Figure 15. These signals enable handshaking between the two systems, 
which allows the DUT to be biased only when the laser is stationary (relative to the DUT), and 
ensures that the test equipment runs in sync and that the laser mappings are performed as quickly 
as possible.  
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The handshaking algorithm used when writing the NRL MATLAB script and the 
(Vanderbilt) Python script is described in Figure 16. This algorithm should be useful to anyone 
who plans to automate laser SEE sensitivity mappings. The NRL-to-Vanderbilt (―N2V‖) and 
Vanderbilt-to-NRL (―V2N‖) signals perform handshaking. The ―SEL‖ signal indicates whether 
single event latchup has been observed. In Step 1, the NRL system moves the X and Y stages as 
needed. Once the stages are stationary the N2V signal is set High. In Step 2, the Vanderbilt 
system powers up the DUT for 100 milliseconds (100 laser pulses), and then powers off the 
DUT. If latchup occurred then a one second pause allows the DUT to dissipate heat and then the 
―SEL‖ signal is set High; otherwise it is set Low. The completion of that latchup measurement is 
then indicated by setting V2N High. In Step 3, the NRL system records the state of the ―SEL‖ 
signal along with the positions of the X and Y stages, and then sets N2V Low. In Step 4, the 
Vanderbilt system resets both of its signals Low. This process repeats itself until the sensitivity 
mapping is complete. This algorithm was used for both the TPA laser and SPA laser mappings, 
which are shown in Chapters VI and VII. 
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Figure 16. Algorithm followed by the automated NRL and Vanderbilt test equipment to generate 
laser SEL sensitivity maps. Handshaking between the two systems ensures that the stepper 
motors and power supply are operated in sync and that the transmitted SEL data are recorded on 
the sensitivity map. 
 
The Lakeshore 331 temperature controller shown in Figure 15 was used to heat up and 
monitor the temperature of the DUT, which was packaged in a 40 pin DIP. The temperature 
controller was accessed through the GPIB interface using Python scripts. The script used for 
temperature monitoring is in Appendix B, and the script used for setting the desired temperature 
is in Appendix C. The Lakeshore 331 can force up to 50 V across and one ampere through a 
heater; the magnitude of the current is determined via proportional-integral-derivative feedback 
using the signal from the temperature sensor.  
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The DUT was heated using a KHLV-0502/10-P flexible Kapton heater. To avoid 
exceeding the voltage specification of the heater, it was connected in series with a 75 Ω power 
resistor. In this configuration, the heater was capable of dissipating ten watts into the DUT, but 
only a small fraction of this power was needed. Except where otherwise noted, the DUTs were 
(slightly) heated to 30 °C. This low temperature was chosen to allow the data to be used to 
predict the performance of the chips in low earth orbit on the RadFxSat Independence 
nanosatellite, whose temperature will likely be at or below 30 °C. This nanosatellite experiment 
is further described in Appendix D. Higher temperatures were used in Chapters IV and V to 
evaluate the effectiveness of various SEL hardening strategies. 
Two temperature sensors were used, which are shown in red in Figure 15. These are 
MC65F103B negative temperature coefficient thermistors, which were chosen because they are 
very small and inexpensive, and could therefore be epoxied near the positions of interest on the 
DUTs. The thermistors were attached using OMEGABOND 200 thermally conductive epoxy. 
On each DUT, one thermistor was epoxied inside the DIP cavity close to the chip, which was 
used for the temperature control loop, and another was epoxied on the heater, to monitor that the 
temperature specification of the heaters was not exceeded. Finally, since the maximum resistance 
of the thermistors (10 kΩ) exceeded the measurement range of the Lakeshore temperature 
controller (up to 7.5 kΩ), each thermistor was connected in parallel with a 10 kΩ resistor to 
reduce the resistance to a measurable value. The resulting curve of (parallel) resistance versus 
temperature was programmed into the Lakeshore 331, so that temperature was reported in 
degrees Celsius. 
The test setup shown in Figure 15 and described above was also used for the broadbeam 
heavy ion tests described in Chapter VI, except that the DAQ units and the handshaking 
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algorithm were not needed. These tests were performed in vacuum with the 10 MeV/u cocktail at 
Lawrence Berkeley National Laboratory. 
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CHAPTER IV 
 
EFFECTIVENESS OF SEL HARDENING STRATEGIES 
 
This chapter presents experimental heavy ion, neutron, and frontside SPA laser data to 
show the effectiveness of various SEL hardening strategies, including SOI, triple well, and guard 
rings. Although SOI technology is widely reported to be immune to SEL, conventional pnpn 
latchup can occur and has been observed in non-dielectrically isolated SOI processes. Triple well 
technologies are shown to be more robust against SEL than dual well technologies under all 
conditions used in this study, suggesting that the introduction of a blanket of deep N-well is an 
excellent zero-area-penalty hardening strategy. A single guard ring is shown to be sufficient for 
SEL immunity in the Jazz Semiconductor 180 nm technology, and is likely sufficient for more 
modern CMOS technologies. 
SOI technologies 
It has been widely reported that SOI technologies are completely immune to latchup [81], 
[82]. The basis for this assertion is illustrated in Figure 17, which shows the cross-section of a 
floating-body SOI technology. The PMOS and NMOS transistors are dielectrically isolated from 
one another by the shallow trench isolation (STI) and buried oxide, so no pnpn path exists and 
latchup cannot occur. 
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Figure 17. Cross-section of a floating-body CMOS SOI technology. Since the PMOS and NMOS 
transistors are dielectrically isolated from one another, no pnpn paths exist, and latchup cannot 
occur. 
 
 
Figure 18. Cross-section of a BiCMOS SOI technology. The PMOS and NMOS transistors are 
not dielectrically isolated from one another, so pnpn paths exist, and latchup can occur. 
 
Many SOI processes exist in which the PMOS and NMOS transistors are not dielectrically 
isolated from one another. One example is shown in Figure 18. This is a BiCMOS SOI 
technology in which the vertical bipolar transistor (drawn on the right of the figure) is isolated 
from the other devices using deep trench isolation (DTI). A thick silicon film is required to allow 
the fabrication of this vertical transistor. The left side of Figure 18 shows PMOS and NMOS 
devices that are fabricated on the same chip, but that are not dielectrically isolated from one 
another since the STI does not extend down to the buried oxide. Note that some SOI processes 
use LOCal Oxidation of Silicon (LOCOS) as the lateral dielectric instead of STI, but as is the 
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case with STI processes, in many of these the LOCOS does not extend down to the buried oxide, 
so full dielectric isolation is not achieved. Digital devices are typically isolated from one another 
using STI or LOCOS rather than DTI, because DTI requires more area. Therefore, pnpn paths 
exist in these processes, and latchup can occur. Note that purely-digital CMOS SOI processes 
also exist in which the STI or LOCOS dielectric does not extend down to the buried oxide.  
Single event latchup has been observed during heavy ion testing of a Texas Instruments 
DRV8662RGPT high voltage driver. This circuit was fabricated in the LBCSOI (Linear 
BiCMOS SOI) process, whose cross-section conforms to that of Figure 18 except that LOCOS is 
used instead of STI. In this process, the silicon film thickness is 12 µm and the minimum gate 
length is 0.8 µm. The nominal supply voltages are 5 V for the CMOS portion of the chip and 
100 V for the bipolar portion, but during testing these regions were biased to 6 V and 30 V, 
respectively. Only the VDD, ground, and enable pins were biased, and the test was performed at 
room temperature. When irradiated at the Texas A&M University Cyclotron Institute at an LET 
of 65 MeV-cm
2
/mg (using 15 MeV/u 
141
Pr), the current to the CMOS portion of the chip 
increased from 3 mA to 65 mA, and could only be restored with a power cycle. This 62 mA 
current increase is clearly consistent with conventional pnpn latchup, and demonstrates that 
latchup can occur in SOI if the individual transistors are not dielectrically isolated from one 
another. Note that latchup is not only possible in the LBCSOI process, but also in the many other 
SOI processes in which pnpn paths exist. 
Note that the 62 mA current increase is not consistent with single event snapback. 
Snapback occurs when an off-state NMOS transistor conducts current due to the triggering of its 
parasitic npn transistor [58], [59], [83]. This allows current to flow from VDD to ground through 
the on-state PMOS transistor(s) and the affected NMOS transistor. Therefore, the magnitude of 
45 
 
the snapback current cannot exceed the maximum drive strength of the on-state PMOS 
transistor(s) that are connected to the affected NMOS transistor. Thus, the 62 mA current 
increase is too large to have been caused by snapback, since the maximum drive strength of the 
PMOS transistors is a small fraction of this value. (The maximum drive strength of the PMOS 
transistors in this process is 220 µA per micrometer of gate width, and no wide-gate high-power 
MOSFETs exist in this circuit.) 
One might expect that the CMOS transistors shown at the left of Figure 18 would be more 
robust against SEL than if they had been fabricated on a bulk substrate, since the buried oxide 
truncates charge collection from the substrate. The opposite may be true, however, because the 
p-doped silicon film shown in Figure 18 can have a higher sheet resistance than bulk silicon, due 
to its shallow depth, and because this film isn‘t grounded as effectively as the p-substrate in a 
bulk device that contains a backside contact. Both of these differences lead to a reduction in the 
current needed to trigger latchup in the SOI circuit. At the present time, it is unknown whether 
these process differences cause SOI circuits to be very susceptible to SEL, since the LET 
threshold of the SOI circuit described above was not found (i.e., testing was only done at a single 
LET value). 
Military specification MIL-PRF-38535F [84] states that ―latchup testing is not required for 
silicon-on-sapphire, silicon-on-insulator, and dielectrically isolated technologies when latchup is 
physically not possible.‖ The existence of non-dielectrically isolated SOI technologies, such as 
that of Figure 18, and the observation of latchup in the DRV8662RGPT high voltage driver, 
demonstrates that latchup tests should not be waived unless it is known that no pnpn paths exist 
in the SOI circuit of interest. 
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Triple well technologies 
Background 
A ―triple well‖ is usually implemented as an n+ or p+ buried layer in a p- or n- doped 
substrate, respectively. Since most devices are fabricated in a p- substrate, triple well is often 
referenced as an n
+
 buried layer or a deep N-well [85]. Triple well can also be implemented as a 
diffused well contained in a deeper diffused well of the opposite doping type, but this is less 
common in modern devices due to the processing advantages of ion implantation [86]. 
The introduction of a deep N-well has been identified as a possible method for latchup 
hardening [85], [87]. Most CMOS processes at 180 nm and below provide a triple well option to 
meet the noise isolation and back-bias requirements of analog and RF components by isolating 
the P-wells from the P-substrate [88]. However, a few conventions exist that govern how the 
deep N-well is implemented, and each has a different impact on the latchup response, so one 
must be careful to identify the convention used. 
 Originally, deep N-wells were intended to be implemented as shown in Figure 19a [88]. 
In this configuration, dedicated N-wells are used to contact the deep N-well. This not only 
isolates the NMOS transistors from the substrate, but also isolates the PMOS transistors from the 
deep N-well. This results in excellent noise immunity, but imposes a large area penalty. This can 
be termed a ―triple well‖ technology, as was done in [88], [89], but is more commonly known as 
isolated NMOS. By serendipity, this technology completely eliminates latchup by severing the 
p
+
/n/p/n
+
 path [88], [89]. Although parasitic bipolar transistors are present, they do not support 
regenerative feedback because of their doping levels and bias conditions. Note that this 
configuration essentially has three-dimensional N-well guard rings around the NMOS transistors. 
In spite of their effectiveness, these 3D N-well guard rings are unlikely to be the best choice for 
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latchup hardening because they impose a much larger area penalty than n
+
 or p
+
 guard rings, 
which are also very effective, as shown at the end of this chapter.  
   
 
Figure 19. Cross-sections of (a) isolated NMOS and (b) triple well technologies. Drawn after 
[88]. 
 
The desire to avoid the area penalty of isolated NMOS and to construct triple well circuits 
using the readily available dual well cell library has led many to adopt the configuration shown 
in Figure 19b [88]. The structure in Figure 19b is identical to that of the dual well structure in 
Figure 13, except that a blanket deep N-well layer has been introduced. This deep N-well is 
merged with and biased through the standard N-wells, which is why this technology has been 
called blanket merged triple well [88]. Its prominence has led to it being identified simply as 
triple well [85], [87], [90], which is the name used in this work. 
Unlike the isolated NMOS technology shown in Figure 19a, latchup can occur in the triple 
well technology shown in Figure 19b because a p
+
/n/p/n
+
 path exists. However, since triple well 
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is available in many processes and can be implemented with no area penalty (relative to dual 
well), it would be an attractive tool for hardening if it can be shown to be effective at mitigating 
latchup.  
Some papers have claimed that triple well circuits should be more robust against SEL than 
dual well circuits [85], [87], [90]. One argument that has been given to support this claim is that 
the introduction of the deep N-well reduces the pnp base resistance (see Figure 13). This 
reduction can be significant because deep N-wells tend to have much lower sheet resistances 
than standard N-wells and because a blanket deep N-well provides parallel paths to many N-well 
contacts. However, not all of the latchup parameters improve when the deep N-well is 
introduced. It has been shown that, depending on the test conditions under which the processes 
are compared, either dual well or triple well structures can be more susceptible to electrically-
induced latchup [88], [91]. This occurs because although the introduction of the deep N-well 
decreases the base resistance and the gain of the pnp transistor, which promotes latchup 
robustness, it also increases the base resistance and the gain of the npn transistor, which 
promotes latchup susceptibility [88]. Therefore, it is unclear whether latchup robustness is 
enhanced or degraded by the introduction of a deep N-well. 
Single event latchup did not occur when triple well SRAMs from 90 nm [87] and 65 nm 
[85], [92] technology nodes were tested. Unfortunately, these studies did not demonstrate that 
SEL would have occurred if the same SRAMs had been fabricated in a dual well process, so the 
SEL robustness of these two processes has not been experimentally compared, although 
simulations in [93] suggest that triple well is more robust. The next section describes two sets of 
experiments in which triple well structures are shown to be far more robust against SEL than 
otherwise-identical dual well structures. 
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Neutron-induced SEL in dual and triple well SRAMs 
Fully functional 19.5 Mbit SRAMs were designed by a commercial vendor for system-on-
a-chip integration. Thirty-two copies of the 6-transistor memory cells were placed between well 
contacts. This same SRAM layout was fabricated (not by Jazz Semiconductor) in two wafer lots 
in a 130 nm technology with VDD = 1.2 V. The SRAMs in the first wafer lot were fabricated in a 
dual well process with no epitaxial layer. They were found to be susceptible to neutron-induced 
SEL, which is described later. This led to the fabrication of a second wafer lot that used three 
different process variants, but the same SRAM layout, to determine which process variant is the 
most robust against neutron-induced latchup: dual well with no epitaxial layer, dual well with an 
8 µm thick epitaxial layer on a p
+
 substrate, and a blanket of triple well with no epitaxial layer. 
The vendor stated that if the epitaxial layer was thinner than 8 µm, then the transistors would 
need to be redesigned. The non-epitaxial wafers had a resistivity of 8-12 Ω-cm (approximately 
doped to 2-1 × 1015 cm-3, respectively). The epitaxial wafers had resistivities of 8-12 Ω-cm in the 
epitaxial layer and 0.008-0.012 Ω-cm (approximately 1-0.7 × 1019 cm-3, respectively) in the 
substrate.  
Accelerated testing of the SRAMs from these two wafer lots was performed using the 
atmospheric-like neutron spectrum at ANITA [40]. The fluence of neutrons with energy 
exceeding 10 MeV was measured during the test, allowing the failure in time (FIT) rates to be 
calculated. One FIT equals one SEL per billion hours of circuit operation for a New York City 
flux of neutrons with energy > 10 MeV, which is 13 cm
-2
hr
-1
 [94]. Therefore, the FIT rate can be 
calculated as 
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(1) 
where N is the number of latchup events observed, 13 cm
-2
hr
-1
 is the NYC neutron flux, 10
9
 is 
one billion hours, and Φ  is the measured neutron fluence in cm-2. 
If one SEL occurred, then the irradiation was ended. The current was monitored to detect 
single event latchup. Since no current limit was used, each latchup event resulted in a current 
increase of over one ampere. However, circuit functionality was restored in each case by a power 
cycle, which was verified using a custom FPGA board to perform read/write operations. No 
micro-latchup events were observed.  
The dual well SRAMs from the first wafer lot were found to be susceptible to SEL. 
Seventy-five latchup events were observed; many occurred within seconds of the beam being 
turned on. Many different temperature and bias conditions were tested, but SEL immunity was 
not achieved, even for the lowest bias and temperature used: 5% undervoltage (1.14 V) at 50 °C. 
The failure rates from wafer lot #1 ranged from 1-30 FIT/Mbit. 
Follow-up pass/fail tests were performed on the three types of SRAMs in wafer lot #2 at 
room temperature using a 10% overvoltage (1.32 V). Table 1 shows that SEL occurred in the 
―Dual well‖ SRAM, consistent with the results from wafer lot #1. The ―Dual well‖ FIT rate is 
reported as a lower limit because the circuit latched up within a few seconds, so the measured 
fluence was likely much higher than the fluence delivered at the time of the SEL event. Single 
event latchup also occurred in the ―Dual well, Epi‖ SRAM, but not in the four copies of the 
―Triple well‖ SRAM. Although these sparse statistics result in large experimental error, the 
estimated FIT rates differ by orders of magnitude and strongly suggest that the triple well 
SRAMs are more robust against SEL than the dual well SRAM. The data also suggest that triple 
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well can be more effective at mitigating SEL than an epitaxial layer, because in some cases the 
epitaxial layer is too thick [1] to push the FIT rate below the detection limit. 
 
Table 1 – Neutron Exposure Results for Wafer Lot #2 
 
 
This dataset has applicability beyond these particular circuits because SRAMs are common 
test vehicles for accessing process-level SEL susceptibility. SRAMs represent the worst-case 
conditions for SEL in that the design rules are intentionally violated to shrink the n
+
 source to p
+
 
source spacing. This extreme measure is taken to increase circuit density because SRAMs tend to 
dominate the area of all system-on-a-chip platforms into which they are integrated. Therefore, 
these data suggest that immunity to neutron-induced SEL will likely be achieved at room 
temperature in any triple well IC that is fabricated in a 130 nm or newer technology node with 
VDD ≤ 1.2 V and substrate resistivity ≤ 8 Ω-cm. This statement can be made because process-
level latchup robustness has improved in CMOS since the 180 nm technology node [34] and 
since latchup becomes less problematic as supply voltages shrink and as substrate resistivity 
decreases. This is also consistent with the neutron-induced latchup immunity reported for triple 
well SRAMs in the 90 nm [87] and 65 nm [85], [92] technology nodes. 
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Laser-induced SEL in dual and triple well test structures 
SRAM-like test structures were fabricated in the Jazz Semiconductor process described in 
Chapter III. Figure 20a shows a to-scale screenshot of the layout of one of the structures, which 
contains five latch-able p
+
 source/N-well/P-well/n
+
 source regions. As in SRAMs, the sources 
are placed in adjacent N- and P-well columns at various distances from the well contacts. The N- 
and P-wells are each 5 µm wide and tens of micrometers long, and are contacted at the top of the 
wells. Figure 20a shows the baseline structure, ―Dual Well 1x‖, where ―1x‖ is the minimum n+ to 
p
+
 source spacing allowed by design rules. Similar test structures were fabricated on the same die 
with larger n
+
 to p
+
 source spacings, triple well, and guard ring variants.  
 
 
(a)                                           (b) 
Figure 20. (a) The ―Dual Well 1x‖ test structure with a bulls-eye showing the laser strike 
location. ―1x‖ represents the minimum allowable n+ to p+ source spacing. (b) SEL threshold 
pulse energies at the strike location for several layout/process variations of the structure shown in 
(a). 
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Front-side laser irradiations were performed on the structures using the SPA pulsed laser 
system described in Chapter III. For each test structure, the laser was focused at the Si/SiO2 
interface at the location marked with a bulls-eye in Figure 20a. The laser was focused here for a 
comparison of the structures because the SEL sensitivity maps in Chapter VI show this to be one 
of the most susceptible strike locations, since it is near the pnpn region that is farthest from the 
well contacts. The laser was then adjusted to find the threshold energy, or the maximum pulse 
energy at which latchup did not occur, even after a few seconds (i.e., a few thousand laser 
pulses). 
Figure 20b shows the SEL threshold pulse energies of the test structures at 85 °C when 
biased at 1.8 V and 3.3 V. Single event latchup susceptibility increases (i.e., threshold pulse 
energy decreases) for larger biases and for smaller n
+
 to p
+
 source spacings, as described in the 
background chapter. The one exception is that the ―Dual Well 2x‖ data show a slightly higher 
threshold energy at 3.3 V than at 1.8 V. This is due to measurement error that has been 
magnified by the use of a logarithmic scale. Most importantly, the triple well 1x and 3x 
structures are clearly more robust against SEL than their dual well counterparts; in some cases 
their threshold pulse energies are nearly an order of magnitude higher.  
These results are consistent with those of Table 1 and suggest that triple well is an effective 
zero-area-penalty strategy for SEL mitigation. Although triple well structures are more 
susceptible than dual well structures to electrically-induced latchup under certain conditions [88], 
[91], they were far more robust against SEL than dual well structures under all the conditions 
investigated in this work. A few competing factors that affect the relative latchup robustness of 
these two processes were described on page 48, but an additional factor should be considered in 
the case of SEL: that is, the deep N-well truncates charge that the P-well would otherwise have 
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collected from the substrate (see Figure 19b). Since the P-well/deep N-well junction is less than 
one micrometer deep in the substrate, this means that only a small fraction of the charge 
generated by most particles is able to contribute to activating the npn transistor, which is 
necessary to trigger SEL. In a similar manner, the deep N-well also reduces the likelihood of 
activating the pnp transistor because charge that is collected from the substrate is removed more 
effectively through a blanket layer of highly conductive deep N-well than through a standard 
N-well [85], [87]. Thus, the deep N-well truncates the charge collected by the active devices and 
improves SEL robustness, just as SEE robustness is improved due to charge truncation by the 
buried oxide in SOI processes [81], by the p
+
 substrate in epitaxial processes [95], and by heavily 
doped buried layers of the same dopant type as the substrate [24–26].  
Finally, before implementing triple well as a latchup hardening strategy, it should be noted 
that the introduction of a deep N-well has been shown to increase soft error rates in some cases 
[85], [96], [97]. 
Guard Rings 
Guard rings reduce the risk of intra-device interactions by providing electrical and spatial 
isolation and have been used to mitigate latchup for over thirty years [14]. This study was 
performed to identify the effectiveness of guard rings at mitigating SEL in a 180 nm bulk 
process. 
A dual well ―n+ guard ring‖ test structure was fabricated that looks identical to that of 
Figure 20a, except that the n
+
 contact to the N-well runs not only along the top of the well, but 
along the perimeter of the entire well, and thus encloses the p
+
 sources. Since latchup can only 
occur when well potential modulation causes the source/well junctions (i.e., the emitter/base 
junctions) to become forward biased, guard rings are very effective at preventing latchup by 
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keeping the wells pinned to the appropriate potentials. Another structure was fabricated with a p
+
 
guard ring enclosing the n
+
 sources, and a third structure was made with both n
+
 and p
+
 guard 
rings. In all cases, the guard ring widths and the n
+
 to p
+
 source spacings were kept at the 
minimum values allowed by design rules, representing the worst-case conditions for SEL in a 
guard ring structure. The only way these structures do not represent worst-case conditions is that 
the guard rings were biased through as many metal contacts as could be placed inside the ring. 
However, since the n
+
 and p
+
 regions composing the rings have low sheet resistances, the guard 
ring contact density is likely of lesser importance than the guard ring width or the n
+
 to p
+
 source 
spacing. 
The guard ring structures were all immune to SEL, as shown in Figure 20b. Whether an n
+
 
ring, a p
+
 ring, or both rings were used, no SEL occurred at any strike location in the structure 
even at 5.0 V, 120 °C, and at the maximum laser energy available. Laser energy was correlated 
to linear energy transfer in [63] for this 590 nm wavelength laser using a conversion factor of 
1 pJ = 3 MeV·cm
2
/mg. Assuming this correlation is valid, the guard ring structures can be 
considered SEL immune to strikes that far exceed 100 MeV·cm
2
/mg. Therefore, SEL immunity 
can be achieved in this 180 nm process using only a single guard ring, imposing an area penalty 
50% lower than that of dual guard rings. A single guard ring is also likely to be sufficient for 
SEL immunity for many more modern processes, since process-level latchup robustness has 
improved since the 180 nm technology generation [34]. If only a single guard ring is used, a p
+
 
guard ring is probably the best choice because it will harden against both SEL and total ionizing 
dose-induced field oxide leakage paths [23]. 
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Summary 
This chapter reports the effectiveness of SOI, triple well, and guard rings at mitigating 
SEL. In some SOI technologies the lateral isolation (e.g., shallow trench isolation) does not 
extend all the way down to the buried oxide, so pnpn paths exist and latchup can occur and has 
been observed. Experimental neutron data on SRAMs and laser data on test structures show that 
triple well is an effective zero-area-penalty hardening strategy for SEL. The laser data also 
suggest that a single guard ring may be sufficient for SEL immunity for many technologies at or 
below the 180 nm node. This reduces the area penalty by 50% relative to dual guard rings. 
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CHAPTER V 
 
THE LATCHUP DOMINO EFFECT 
 
In the previous chapter, the threshold laser pulse energies for triggering latchup in various 
test structures were measured (see Figure 20b). For each of these latchup events, the holding 
voltage for sustaining latchup was measured as well. The holding voltages measured show clear 
evidence that, after latchup was triggered in a given structure, it then spread and infected 
neighboring structures, in some cases over very large distances. This phenomenon has been 
identified previously [98], [99] as latchup spreading, or the latchup domino effect. 
This chapter presents measured SEL threshold pulse energies, holding voltages, and I-V 
curves as the first verifiable evidence of single event-induced latchup spreading. The physical 
mechanisms by which latchup spread in these experiments are described by leveraging previous 
studies of electrical latchup [98–100]. Finally, the implications for device characterization and 
hardness assurance are discussed. 
Experimental Evidence 
The holding voltage (Vhold) was measured after triggering latchup in a given pnpn region 
using the frontside SPA pulsed laser. This was done using the test setup described in Chapter III 
and by automating the power supply to perform the following steps. 
1. Detect that latchup has occurred, meaning that the current exceeds 5 mA. 
2. Decrement the supply voltage in 10 mV steps until the current drops below 5 mA. 
3. Record the last voltage at which the current exceeded 5 mA as Vhold. 
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Figure 21 shows the I-V curves resulting from this process for two latchup events. When each 
latchup event was fully extinguished (see step 2 above) the current dropped from approximately 
10-20 mA to essentially 0 mA. The Agilent 6624A power supply has a resolution of 2 mA, so 
2 mA was measured even when the devices were not triggered into latchup. The actual leakage 
current of the DUT was measured using an HP 4156 parameter analyzer, and is only a few 
nanoamperes. Many latchup events resulted in I-V curves like the one labeled with red triangles, 
which shows a line of constant slope for voltages exceeding Vhold. This slope describes the 
impedance of the latched pnpn region. Other latchup events resulted in I-V curves like the one 
labeled with blue squares, which shows a few regions with different slopes, separated by discrete 
drops in current of several milliamperes each (highlighted with arrows). The significance of 
these multiple discrete current drops is described later.  
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Figure 21. Current-voltage curves for two latchup events in test structure A. The structure was 
heated to 85 °C and biased to either 3.3 V or 1.8 V, the SPA laser was used to trigger SEL 
therein, and then the supply voltage was decremented to find Vhold. Multiple large drops in 
current suggest that multiple pnpn regions are dropping out of latchup, and are highlighted with 
arrows. 
 
Figure 22 plots the SEL threshold pulse energies for each of the test structures listed in 
Figure 20b, as well as other structures, as a function of the holding voltages measured, for SEL 
events triggered with supply voltages of 1.8 and 3.3 volts. Each datapoint represents a single 
latchup event in a single test structure. For this analysis, it is not necessary to know the layout 
and process details of each of the structures. It is only necessary to know that each test structure 
is very different from the others, which is why the SEL threshold pulse energies vary by two 
orders of magnitude. However, Figure 22 shows that in many cases the same holding voltages 
were measured, even though the structures have very different geometries and latchup triggering 
thresholds. This is most obvious in the 3.3 V (red diamond) data, which are all located along two 
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identical holding voltages. This behavior is unexpected, since the holding voltage of a pnpn 
region is a strong function of the layout and process used to construct it [14]. 
 
 
Figure 22. Single event latchup threshold laser pulse energies and holding voltages for many test 
structures with different layouts and process options. The holding voltages are often the same, 
even for structures with very different geometries and SEL threshold energies. Measured at 
85 °C. 
 
All of the test structures for which data are given in Figure 22 were located on the same 
chip and were biased through the same four pads. The top of Figure 23 shows a chip-level 
screenshot of this compound structure, which has a total width of 1.8 mm. For clarity, only a few 
layers are shown, and are colored according to the convention used in Figure 20a. The labels for 
the test structures, A through R, are aligned to the image at the top of Figure 23 to show the 
position of each structure relative to its neighbors. Once again, for this analysis it is not 
necessary to know the geometries of each structure; it is sufficient to know that each is very 
different from the others, resulting in very different latchup triggering thresholds. During all 
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tests, only the region shown at the top of Figure 23 was biased, and the other pads on the chip 
were left floating. This means that latchup could not spread anywhere outside of this region. 
 
 
Figure 23. Top: Screenshot of many latchup test structures, labeled A through R, that are biased 
through the same four pads. Bottom: Holding voltages observed after triggering each test 
structure into latchup with the frontside SPA laser at 85 °C for 1.8 V and 3.3 V biases. Evidence 
of the latchup domino effect is seen in that neighboring structures often had the same holding 
voltages (emphasized by color coding) even though they had very different layouts and latchup 
triggering thresholds. 
 
The table at the bottom of Figure 23 shows the holding voltages reported in Figure 22. 
These were measured after triggering laser-induced latchup in structures A through R at 85 °C for 
both 1.8 V and 3.3 V biases. The cells are color coded to help identify each group of test 
structures in which a given holding voltage was measured. One might expect that the holding 
voltages would be determined by the layout and process details of the test structure that is 
triggered into latchup, but the data in Figure 23 tell a different story. In many cases, the same 
holding voltages are measured in neighboring structures that have very different layouts and 
latchup triggering thresholds. These data also violate expectations in that the holding voltages 
depend on the supply voltage (VDD) at which latchup is triggered. Since the holding voltage is 
measured by decrementing the supply voltage until latchup is extinguished (see steps 2 and 3 
above) and since the holding characteristics of a given pnpn region do not depend on the manner 
in which latchup was triggered [1], the two rows of data in Figure 23 would be identical if they 
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represented the holding voltages of the test structures in which latchup was triggered. The facts 
that the holding voltages differ in the 1.8 V and 3.3 V tests and that neighboring structures 
tended to have identical holding voltages suggests that, in some cases, the holding voltage 
measured is not that of the test structure in which latchup is triggered, but that of a neighboring 
structure to which latchup has spread. 
A concrete example will illustrate this point. When structure G is struck with the SPA 
pulsed laser at the location shown by the bulls-eye in Figure 20a at a bias of 1.8 V, latchup is 
triggered, and a holding voltage of 0.99 V is measured. Out of all of the 1.8 V tests, only 
structure G has Vhold = 0.99 V. Therefore, this unique holding voltage is determined by the layout 
and process details of structure G, and not by those of neighboring structures. Similarly, when 
the laser triggered latchup in structure A at a bias of 1.8 V, a unique holding voltage of 1.33 V 
was measured, which is determined by the layout and process details of structure A. However, 
when the laser triggers latchup in structure A at a bias of 3.3 V, the holding voltage of structure 
G (0.99 V) is measured. This occurs because latchup spreads via electrical interactions through 
the substrate from structure A to B, then from B to C, and continues until it spreads from 
structure F to structure G. Latchup spreading occurs on the microsecond timescale [98], so this 
whole process occurs long before the holding voltage is measured about one second later. When 
VDD is decremented, latchup is extinguished from each test structure one-by-one due to their 
different holding voltages. Structure G is the last structure to drop out of latchup since it has the 
lowest holding voltage out of structures A through G, as seen in the 1.8 V data in Figure 23. 
Therefore, although SEL is triggered in structure A, the holding voltage of structure G is 
measured due to latchup spreading. Similarly, the holding voltage of structure G is measured 
when SEL is triggered at a 3.3 V bias in structures B through F, respectively.  
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Figure 21 provides further evidence that latchup spread from structure A to G in the 3.3 V 
test, but not in the 1.8 V test. The I-V curves in Figure 21 are the same that were used to extract 
holding voltages of 1.33 and 0.99 V after triggering latchup in structure A at supply voltages of 
1.8 and 3.3 V, respectively. Multiple discrete drops in current (highlighted by arrows) occur in 
the 3.3 V waveform, suggesting that multiple pnpn regions are dropping out of latchup. Also, the 
3.3 V curve has a steeper slope than the 1.8 V curve, suggesting that the latched elements have a 
lower impedance in the 3.3 V test than in the 1.8 V test. This is consistent with the claim that 
latchup spread to many pnpn structures in the 3.3 V test. The physical mechanisms by which 
latchup spreading occurs are now discussed. 
Physical Mechanisms 
Regardless of how latchup is triggered, it can spread electrically from one pnpn region to 
another, and from there to another, like a chain of dominoes [98–100]. This is a cumulative 
effect, meaning that latchup is maintained in every pnpn region to which it spreads. The 
spreading stops (i.e., the chain of falling dominoes is broken) when the triggering or holding 
conditions for latchup are not met. This spreading can occur through the N/P-wells, through the 
substrate, or through the metal lines. These three paths are labeled in Figure 24 as Path 1, Path 2, 
and Path 3, respectively. Figure 24 shows a zoomed-in view of the region identified by the 
dashed box at the top left of Figure 23, and contains many latch-able pnpn elements. The wells, 
diffusions, and metal lines in Figure 24 are colored according to the convention used in Figure 
20a. For clarity, not all layers are shown. The physics of latchup spreading through these three 
paths are now described, followed by a discussion of how these spreading mechanisms lead to 
the data shown in Figure 23. 
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Well potential modulation (WPM) [101], or well potential collapse, can cause latchup 
spreading through an N- or P-well [98–100]. Path 1 in Figure 24 illustrates this mechanism, and 
shows latchup being transmitted from one pnpn region to two victim pnpn regions that share 
common wells. Note that latchup is the state in which both of the source/well junctions in a pnpn 
region are forward biased, meaning that both the N- and P-well potentials have deviated from 
their normal values by one diode drop (see Figure 13). ―Latchup‖ gained its name because this 
state maintains itself, since the pnp transistor reinforces WPM by injecting holes in the P-well, 
and the npn transistor reinforces WPM by injecting electrons in the N-well. Thus, when WPM is 
triggered by an event, such as a charged particle strike, its extent can be greatly enlarged by the 
occurrence of latchup. Therefore, latchup can spread through an N-well, a P-well, or both wells, 
by reinforcing WPM therein. 
 
 
Figure 24. Zoomed-in view of the region identified by the dashed box at the top left of Figure 23. 
Latchup can spread from one pnpn region to another through the wells (Path 1), through the 
substrate (Path 2), or through the metal lines (Path 3). 
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Latchup can spread through the substrate [98–100], beneath the wells, as is shown by 
Path 2 in Figure 24. In this example, latchup is first triggered in the pnpn region at the bottom 
left of the figure. This causes the n
+
 source to inject electrons into the P-well and the P-substrate. 
Most of those electrons are removed through the adjacent reverse-biased N-well, which is why 
latchup is maintained, but some diffuse to and are collected by more distant N-wells. When the 
N-well in the middle of Figure 24 collects those electrons its potential is reduced. If the N-well 
potential is reduced by one diode drop then the parasitic pnp transistor is activated, which can in 
turn activate the npn transistor, thereby triggering latchup in a second pnpn region. This process 
can be repeated to spread latchup to a third pnpn region, and so on. Thus, latchup injects 
minority carriers into the substrate, which can cause WPM and latchup in distant regions.  
Finally, latchup can spread through the metal lines that are used to bias the N- or P-wells 
[98], as shown by Path 3 in Figure 24. If latchup occurs in any of the pnpn regions at the left of 
Figure 24 then significant currents will flow through the four metal lines used to bias the four 
terminals of that region (see Figure 13). Those currents will cause potential drops in the metal 
lines. Depending on the resistance of the four metal lines and on how the total latchup current is 
divided between them [35], potential drops can occur in the N- or P-well metal lines. This causes 
WPM in distant pnpn regions that are biased through the same metal lines, such as those at the 
right of Figure 24, and can therefore result in latchup.  
In the case of Figure 23, latchup likely spread through Paths 1 and 2, but not 3. Spreading 
through the metal lines (Path 3) does not occur in this case because the maximum resistance of 
the N- and P-well metal lines was designed to be less than one ohm by using wide lines. Since 
the power supply current was limited to 100 mA, this means that only 0.1 V could be dropped in 
these metal lines. This is much smaller than a diode turn-on voltage, so latchup did not spread 
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through the metal lines. Latchup likely spread through the wells (Path 1) in this experiment. 
However, Figure 24 shows that this could only cause latchup to spread vertically, not 
horizontally, because the test structure columns do not share the same wells. Therefore, for 
latchup to have spread from structure A to structure G in Figure 23, it must have spread through 
the substrate (Path 2). The layout of Figure 24 shows that latchup spread from one pnpn region to 
another in jumps of up to 21 µm. The 3.3 V data in Figure 23 show that this spreading 
propagated, like a chain of dominoes, over a total distance of 700 µm, from structure A to 
structure G. Of course, there are limits to how far latchup can spread through the substrate. No 
spreading occurred between structures G and N in the 1.8 V or 3.3 V experiments, due to the 
large distance between them. Also, less inter-device spreading occurred in structures A through 
G in the 1.8 V experiments than in the 3.3 V experiments, because it is more difficult to trigger 
latchup at reduced biases.  
Strong evidence exists to support the claim that electrons injected into the substrate by the 
n
+
 source at the bottom left of Figure 24 can diffuse (along Path 2) beneath the N-well on the left 
to be collected by the N-well in the middle of the figure, which is 21 µm away. Both reverse-
biased N-wells act to remove electrons from the substrate, but the N-well on the left will remove 
the majority of them in this case, since it is much closer to the injection source. These wells are 
analogous to inner and outer N-well guard rings that surround the injection source. The 
efficiencies of guard rings have been characterized in [102], [103], which have shown that a non-
negligible fraction of the minority carriers can escape beneath the inner guard ring and be 
collected by the outer guard ring, even when the outer guard ring is far away. Since the electron 
diffusion length in this P-substrate is about one millimeter, any electrons that escape beneath the 
N-well on the left of Figure 24 can easily diffuse 21 µm to be collected by the N-well in the 
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middle of Figure 24. This escape is assisted by the fact that latchup has caused the potential of 
the N-well on the left to collapse, so its reverse bias is weakened and it removes electrons from 
the substrate less efficiently. 
The latchup domino effect can be exacerbated by latchup-induced self heating, which has 
been reported to cause temperature increases of over 1000 °C in some cases [3]. Therefore, 
latchup in one pnpn region can thermally increase the susceptibility of distant pnpn regions to 
latchup, and introduce the latchup triggering conditions therein. It is unknown whether this 
phenomenon affected the measurements of this work, because the temperature sensor located 
beside the chip (see Chapter III) did not detect latchup-induced self heating. 
Implications for Device Characterization and Hardness Assurance 
Several implications for device characterization and hardness assurance can be derived 
from an understanding of the latchup domino effect. The most obvious is that it complicates root 
cause analysis, or the identification of which pnpn region was the first to be triggered into 
latchup [98]. This makes it difficult to locate the most susceptible regions in an IC so that they 
can be hardened accordingly. In the presence of domino latchup, the most susceptible pnpn 
regions can still be identified using a tool that injects charge at a specified location, such as a 
focused laser [60], [62] or a focused ion microbeam [75], or using an imaging tool whose 
response time is faster than that of latchup spreading, such as that of [100]. 
Latchup characterization test structures should be designed to prevent latchup spreading. 
Providing dedicated n
+
 source and p
+
 source pads to each structure allows one to bias only the 
structure of interest, thereby eliminating the possibility of latchup spreading to other regions. The 
N-well and substrate regions of the multiple structures may be biased through the same pads to 
reduce circuit area. 
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The latchup domino effect can increase or decrease the risk of thermal damage, depending 
on the circuit and how it is biased. The latchup current is sometimes limited by the impedance of 
the affected pnpn region, so latchup spreading reduces this impedance (see Figure 21) and can 
therefore increase the total current and the risk of thermal damage. However, latchup spreading 
can cause power to be dissipated over a larger area of the chip, making thermal damage less 
likely. This may help to explain why some circuits remain functional even after experiencing 
latchup currents of over one ampere, as was the case with the commercial SRAMs in Chapter IV. 
Because of the high circuit density of SRAMs, latchup spreading can be significant [104]. 
Ultimately, the manner in which the latchup current is divided between the various metal lines 
and pnpn regions will determine if and where thermal damage occurs. Because this is usually not 
known, and because latent damage may occur even if circuit functionality is not immediately lost 
[3], all latchup events should be considered as threats to device reliability, regardless of the 
number of latched pnpn regions. 
Since latchup reinforces well potential modulation, it can trigger other WPM-induced 
single event effects, such as multiple bit upsets (MBUs). Latchup spreading can propagate WPM 
within a well, or to adjacent wells, and may therefore lead to large-multiplicity MBUs. 
Concurrent SEL and MBU experiments performed on SRAMs in [75], [104] contain some 
evidence of this phenomenon. 
Summary 
After triggering latchup in a certain pnpn region with a pulsed laser, latchup was observed 
to spread to neighboring pnpn regions, which then infected other more distant regions until it had 
spread over a total distance of 700 µm in discrete steps of up to 21 µm. This spreading occurs 
because a fraction of the electrons injected into the p-substrate by one latched pnpn region are 
69 
 
collected by distant N-wells. These N-wells then experience well potential modulation, thereby 
triggering latchup in additional pnpn regions. Other mechanisms by which latchup can spread 
were also discussed, along with the implications for root cause analysis, test structure design, 
thermal damage, and MBUs. 
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CHAPTER VI 
 
MAPPING OF SEL SENSITIVE AREAS 
 
Introduction 
Little is known about the shapes and positions of SEL sensitive areas. A few studies have 
mapped the areal SEL sensitivity of SRAMs using a microbeam [75] or a pulsed laser [7], [66], 
[105]. However, it is impractical to measure the shape and position of a single SEL sensitive area 
for a given pnpn region in an SRAM because the circuit is very dense and contains many pnpn 
paths of varying sensitivities. To simplify this problem, others have used pulsed lasers to map the 
areal SEL sensitivity of large aspect ratio pnpn latchup test structures [7], [8] such as that of 
Figure 4. These structures were made according to IEEE Standard 1181-1991 [31], which 
prescribes large aspect ratio diffusions to ensure a worst-case electrical latchup characterization 
by making three-dimensional latchup effects [32] negligible. The layout of these structures is 
very different from that of the parasitic pnpn regions in high density ICs. Therefore, it is unclear 
how the SEL sensitivity maps of these structures might apply to high density ICs.  
In this chapter, SEL sensitive areas are investigated in test structures whose topologies 
mimic those of high density ICs such as SRAMs, while being simple enough to allow the 
sensitive areas to be correlated with individual pnpn regions. The sensitive areas are probed 
using both frontside-incident SPA [60] and backside-incident TPA [62], [67] lasers. The 
saturation cross section is measured with heavy ions, and is consistent with the laser data and 
with the geometry of the structure.  
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The experimental setup and test structures used in the laser and heavy ion tests are first 
described. The frontside SPA and backside TPA laser mappings are then presented, and show the 
areas, shapes, and positions of the SEL sensitive regions relative to the affected pnpn paths. 
These results are analyzed to gain insight into SEL triggering mechanisms. 
SEL Sensitive Areas 
This chapter makes use of the SPA and TPA pulsed laser systems and SEL test setup 
described in Chapter III. Except where otherwise noted, the lasers were focused to the Si/SiO2 
interface. All laser and heavy ion experiments were performed on Jazz Semiconductor test 
structures from the 180 nm technology node. In all cases, the structures were (slightly) heated to 
30 °C and were biased to 1.8 V.  
Figures 25a and 26a show the layouts of two of the test structures. The metallization was 
designed with large openings to allow a frontside laser to pass through unobstructed. Each test 
structure contains four latch-able p
+
 source/N-well/P-well/n
+
 source regions. As in SRAMs, the 
sources are placed in adjacent N- and P-well columns at various distances from the well contacts. 
The N- and P-wells are each 5 µm wide and tens of micrometers long, and are contacted at the 
top of the wells. The ―1x‖ structure shown in Figure 26a has the minimum n+ to p+ source 
spacing allowed by design rules. The ―3x‖ structure shown in Figure 25a has n+ and p+ sources 
separated by three times this distance. These structures are further described in Chapter III. 
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(a)                            (b)      
Figure 25. (a) Test structure with four n+ and p+ sources separated by three times the minimum 
allowable distance, ―3x‖. (b) Frontside SPA laser SEL sensitivity map. The sensitive area 
increases as the pulse energy is increased from 101 pJ to 155 pJ. 
(a)         (b) 
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(a)                     (b)                       (c)   
Figure 26. (a) Test structure with four n+ and p+ sources separated by the minimum allowable 
distance, ―1x‖. (b) Frontside SPA laser SEL sensitivity map. The sensitive area increases for the 
three mappings done at progressively larger pulse energies:  13 pJ, 17 pJ, and 73 pJ. (c) Backside 
TPA laser SEL sensitivity map. The sensitive area increases for these conditions, respectively: 
2.9 nJ
2
 focused 15 µm deep in the Si, and 2.9 nJ
2
 and 4.2 nJ
2
 focused at the Si/SiO2 interface. 
 
 
Frontside SPA laser SEL sensitivity maps are shown for the 3x and 1x structures in Figure 
25b and Figure 26b, respectively. Each pixel represents a strike location where the laser was able 
to trigger SEL. Both figures show that the sensitive area expands as pulse energy increases. The 
3x structure is more robust against SEL than the 1x structure, as evidenced by the larger pulse 
energies required to trigger latchup. This is consistent with the findings of Chapter IV that are 
summarized in Figure 20b, and is a result of the decreased coupling of the two parasitic bipolar 
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transistors [2]. Figure 26b shows that, when the minimum n
+
 to p
+
 source spacing (1x) is used, 
SEL is more likely to occur when the N-well is struck than when the P-well is struck, consistent 
with [7]. This is most apparent in the low-energy laser mappings for which the sensitive area is 
small. However, when the sources are three times farther apart, Figure 25b shows that the N- and 
P-wells are equally susceptible to strikes, indicating that the susceptibilities of the two BJTs have 
changed relative to one another.  
Previous studies have used two-dimensional device simulations [2], [106] and laser 
experiments on structures that were essentially two-dimensional [7], [8], due to their very large 
aspect ratio (see Figure 4), to conclude that the most susceptible strike location for SEL is the 
region directly between the n
+
 and p
+
 sources. In the 3D structure shown in Figure 25b, the most 
susceptible strike locations are clearly not located between the n
+
 and p
+
 sources. This is most 
obvious by noting the lack of 101 pJ (blue) data at {X = 5 µm, Y = 18 µm}. The opening in the 
metallization between the n
+
 and p
+
 sources in Figure 25b is a few times wider than the laser spot 
size, so this is not due to the laser being obstructed by the metal. Instead, Figures 25b and 26b 
show that the regions of maximum SEL sensitivity are centered along the Y-axis between two 
neighboring pnpn regions. This occurs because, for strikes this far away from the well contacts 
(see the top of the figures), the deposited charge diffuses radially. Therefore, in Figure 25b, the 
101 pJ (blue) laser strike at {5 µm, 14 µm} was able to trigger SEL because it affected two 
neighboring pnpn regions, whereas the strike of the same energy at {5 µm, 18 µm} was not able 
to trigger latchup because it only affected one pnpn region. The two neighboring pnpn regions 
are shorted together through the metal lines, so they act as a single pnpn region of twice the 
width. It was shown in [32] that a lower current is required to trigger latchup in a wider pnpn 
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region. In other words, it is easier to trigger SEL in these pnpn regions collectively than 
individually. 
The structure shown in Figure 27a is very similar to that of Figure 26a, except that it more 
closely approximates the layout of a high density circuit. Like an SRAM, the structure has well 
contacts (at the top and bottom of the figure) that are separated by a large distance, and between 
which tens of cells reside in close proximity to one another. In this case the cell is a pnpn latch-
able element; in the case of an SRAM it is one bit of memory, which may contain multiple latch-
able elements of different sensitivities. Backside TPA laser SEL sensitivity mappings are shown 
in Figure 27b and reveal that the sensitive areas of the individual pnpn elements have merged, 
due to the close proximity, to form a compound sensitive area that is much longer along the 
Y-axis than the X-axis. This area is centered between the well contacts because it is easier to 
modulate the well potential, and thus trigger SEL, in locations where the well contacts are far 
away. The microstructure of the Figure 27b sensitivity map, and the map shown in Figure 26c, 
suggest that the TPA laser light was reflected from the bottom of the wide metal lines and 
contributed to the SEL response. This is discussed in the next chapter. 
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(a)                (b) 
Figure 27. (a) Test structure similar to that of Figure 26a, but that more closely approximates the 
layout of an SRAM. (b) Backside TPA laser SEL sensitivity map. The sensitive area increases as 
the pulse energy is increased from 1.55 to 1.64 to 3.07 nJ
2
. 
 
On the test chip, the region shown in Figure 27a is replicated 1280 times to compose a 
large array for heavy ion testing. The 5 µm wide N- and P-well columns alternate, as is done in 
SRAMs, and have a total area of 7.2 × 10-3 cm2. Heavy ion tests were performed in vacuum at 
normal incidence with the 10 MeV/u cocktail at Lawrence Berkeley National Laboratory. The 
data are shown in Figure 28, and indicate that the SEL cross section of this array saturates at 
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5 × 10-3 cm2. Thus, only 70% of the array is susceptible to SEL, even for particles with a very 
large linear energy transfer. Figure 27b suggests that this saturation limit is reached, at least in 
part, because the pnpn regions closest to the well contacts are very robust against SEL. 
 
 
Figure 28. SEL cross section versus LET at normal incidence for the array of 1280 copies of the 
test structure shown in Figure 27a. All measurements taken at 30 °C with VDD =  1.8 V. 
 
The array of structures shown in Figure 27a is very susceptible to heavy ion-induced 
latchup, as evidenced by the low LET threshold in Figure 28. This factor and others have caused 
this array to be selected for an experiment designed to gather many on-orbit SEL events, which 
will allow the validation/improvement of SEL rate prediction models. This experiment is 
described in Appendix D. 
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Summary 
Single event latchup sensitive areas are probed in test structures using frontside SPA and 
backside TPA lasers to show their shapes and positions relative to the affected pnpn regions. The 
saturation cross section measured with heavy ions is consistent with the laser data and with the 
area of the structure. Contrary to previous two-dimensional studies, this three-dimensional study 
shows that the position of maximum SEL sensitivity in these structures is not centered on a pnpn 
region, but between two neighboring pnpn regions, due to synergistic triggering. Also, depending 
on the geometry of the pnpn regions, the position of maximum SEL sensitivity may not be in the 
N-well. Ongoing research is described in Appendix D that aims to extend this work by 
performing an on-orbit experiment that will help to validate/improve SEL rate prediction models. 
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CHAPTER VII 
 
THE EFFECT OF REFLECTIONS FROM METAL LINES ON LASER SEE TESTING 
 
Introduction 
During frontside laser testing, metallization can prevent access to certain regions of an IC 
by reflecting laser light away from the silicon [61]. The SEL sensitivity mappings presented 
herein provide clear evidence that laser light reflected from metal lines toward the silicon can, at 
times, contribute to the SEE response, for both frontside SPA and backside TPA laser tests. The 
SEL sensitive areas investigated in the previous chapter are better revealed by the frontside SPA 
mappings than the backside TPA mappings, because the wide metal lines in the test structures 
cause a significant fraction of the backside TPA laser light to be reflected toward the silicon. We 
describe the metallization configurations and pulse energies for which reflected laser light may 
contribute to backside or frontside laser SEE test results. 
All test methods have their strengths and limitations. To perform a test efficiently and to 
interpret the resultant data appropriately, these strengths and limitations must be known. For 
example, before performing a proton SEE test, one should be aware that total dose and 
displacement damage also result from proton irradiation, and that it may be necessary to change 
ICs partway through the test to obtain valid SEE data. Similarly, before performing a laser SEE 
test, one should be aware that laser light reflected from metal lines can affect the results in some 
cases, and should know the characteristic signature of this phenomenon to be able to identify it 
if/when it occurs.  
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Backside Laser Reflections  
Background 
Since metallization does not obstruct the laser in backside (i.e., through-wafer) TPA tests, 
one may think that the metal has a negligible effect on the SEE measurements. However, light 
incident from the backside of the chip may be reflected from the bottom of the metallization back 
into the substrate. This can affect SEE measurements in two ways. First, attempting to focus a 
through-wafer TPA laser beyond a metal line can cause the focal point—the position of 
maximum charge generation—to be reflected back into the semiconductor. Second, if the 
incident and reflected laser light coincide in the semiconductor, as illustrated in red on the right 
side of Figure 29, then the charge generation can be enhanced. Previous studies on these two 
phenomena are now discussed. 
 
 
Figure 29. Illustrated cross-section of the through-wafer two-photon absorption laser spot in 
regions with (right) and without (left) metallization. Reflections from the metal can enhance the 
photon density, and thus the charge generation, in the silicon. 
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Darracq et al. used a backside TPA laser to map the single event burnout (SEB) sensitive 
volume of a vertical power MOSFET [107]. To measure the thickness and depth of the sensitive 
volume beneath the metal gate, the TPA laser spot was stepped along the Z axis, which is shown 
in Figure 29. The gate metal covered a large area (over 15 µm × 15 µm), making it an effective 
mirror. When attempting to focus the backside-incident TPA laser spot far beyond the gate, 
50 µm above the chip in the air, SEB was still triggered when large pulse energies were used. 
Since the confocal parameter of the laser spot (i.e., the optical Z extent of the ellipsoid shown on 
the left in Figure 29) was only 16 µm, this suggests that SEB was triggered by the reflected laser 
light. To minimize the contribution of reflections, it was recommended that smaller pulse 
energies be used for testing, just above the threshold energy for SEB. At these energies, SEB was 
only triggered when the TPA laser spot was directly focused in the silicon, and likely did not 
occur when attempting to focus beyond the metal because less than 100% of the incident energy 
was reflected, so the threshold energy for triggering SEB was not exceeded. 
 Schwank et al. measured charge collection in diodes irradiated from the backside with 
TPA and SPA lasers [78]. Some diodes were covered with back-end-of-line metallization while 
others were not. The objective was to see whether reflections from the metallization could 
increase charge collection by enhancing the photon density in the silicon, as shown on the right 
side of Figure 29. Counter intuitively, less charge was collected from the diodes with 
metallization. This was attributed to differences in diode quality, and it was hypothesized that the 
metallization had retarded hydrogen diffusion, which left many interface traps unpassivated, 
resulting in a lower charge yield. Therefore, the results of that investigation were inconclusive. 
We now present evidence, in the form of SEL sensitivity maps, that through-wafer laser light 
reflected from the backside of metallization can enhance charge generation in the silicon. 
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TPA Experimental Results 
The backside TPA laser mappings in Figures 26c and 27b both show that the regions of 
maximum SEL sensitivity follow the (grey) metal lines, even though the metal line orientations 
are quite different. At the lowest pulse energies in Figure 27b, the SEL sensitive regions are 
divided into two bands that follow the metal lines, and, therefore, run parallel to the well 
columns. This is most apparent for the turquoise data near Y = 42 µm and for the dark blue data. 
The division between these two bands of sensitivity is perfectly aligned with the gap between the 
two metal lines. In Figure 26c, the regions of maximum SEL sensitivity follow the metal lines, 
even though the metal lines run perpendicular to the well columns. This is most obvious in the 
low-energy (turquoise) TPA data at Y = 20 µm. This occurs because the laser light is reflected 
from the backside of the metal lines such that it significantly enhances the photon density, and 
therefore the charge generation, in the silicon. This artificially reduces the SEL pulse energy 
threshold beneath the metal lines. 
The low-energy (blue) frontside SPA data in Figure 26b show that the positions of 
maximum SEL sensitivity are located at approximately {X = 3 µm, and Y = 17, 25, and 30 µm}. 
As explained in Chapter VI, the overlayer metallization did not cause these three regions to be 
identified as the most susceptible by obstructing the laser elsewhere. Rather, these are the true 
positions of maximum SEL sensitivity. Therefore, in the backside TPA data in Figure 26c the 
observed positions of maximum SEL sensitivity have shifted from these three regions to the 
regions beneath the metal lines due to reflections. If we ignore all the data near the metal lines in 
Figure 26c, we see that only high-energy (red) data remain at locations that correlate perfectly 
with the true positions of maximum SEL sensitivity. Although Figures 26b and 26c appear to be 
very different, this similarity corroborates the claim that the pulse energy threshold for SEL has 
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been artificially reduced beneath the metal lines in Figure 26c due to reflection-induced charge 
generation enhancement. 
The turquoise data in Figure 26c were obtained with the laser focused 15 µm deep in the 
silicon. Since the confocal parameter of the laser spot (i.e., the Z extent of the ellipsoid shown on 
the left in Figure 29) is only 10 µm, this means that the upper edge of the laser spot, which is 
5 µm away from the beam waist, was about 10 µm below the metal 1 layer. Thus, the ellipsoidal 
laser spot was not folded back onto itself as drawn on the right in Figure 29, yet reflections 
clearly enhanced the charge generation since the turquoise data follow the metal lines. This 
demonstrates that reflections can enhance the photon density, and thus, the charge generation, 
even when the TPA spot does not intersect the oxide/metal interface. It should be noted that the 
charge generation Z extent of the TPA spot is difficult to quantify due to the nonlinear nature of 
TPA, and that the confocal parameter, or the optical Z extent that is shown as an ellipsoid on the 
left in Figure 29, should be considered as a lower limit for this value [79], [108]. This, however, 
does not change the conclusion above. 
Implications for Testing 
The previous subsection demonstrated that reflections from metal lines can enhance the 
photon density and the charge generation in the silicon, and thus reduce the threshold pulse 
energy for SEL. In Figure 26c, this caused the most susceptible strike locations to be 
misidentified as regions beneath the metal lines. Although this finding has only been 
demonstrated for latchup, it can be extrapolated to the many other types of single event effects 
that are also triggered by charge generation. Therefore, backside laser SEE sensitivity maps 
should be aligned to an image that describes the metallization; ideally, a layout file that includes 
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the dummy metal. Any sensitive regions that seem to follow metal lines should be interpreted 
cautiously, especially for large-area lower-layer metallization. 
It should be noted that the metal lines shown in Figures 26 and 27 have widths of 1.3 and 
2.4 µm, respectively. Since the TPA laser has an optical FWHM spot size of 1.3 µm, these wide 
metal lines are able to reflect most of the laser light back toward the silicon. Also, these lines are 
at metal layer 1, which is only about 1 µm above the silicon (see Figure 29). This further 
enhances the photon density, because reflected light has little opportunity to diffuse laterally 
before it strikes the silicon. It should be noted that reflections will cause less photon density 
enhancement to occur in circuits that have a smaller percent coverage of metallization within the 
laser spot, or metallization farther above the silicon. Note that a large fraction of the laser light 
can be reflected not only from one wide metal line, but from multiple narrow metal lines in close 
proximity to one another, or even from multiple metal lines at different layers. Of course, to 
enhance charge generation through the TPA process the laser light must not only be reflected, 
but also focused, such that the photon density is enhanced. 
Although significant variability exists in the metallization configurations of different 
devices, we now identify a few situations in which reflections may be significant since the metal 
is close to the silicon and covers a large percentage of the laser spot. Figure 30 shows the layout 
of a CMOS inverter in the (a) 250 nm and (b) 130 nm technology nodes. This inverter came from 
the Pharosc 130 nm open source standard cell library [109], and has been scaled appropriately to 
create the 250 nm technology inverter in Figure 30a. These standard cell layouts have been 
verified to be consistent with those of many other standard cell libraries from many technology 
nodes in that the metal layer 1 line widths scale according to Moore‘s law, and that the VDD and 
GND lines tend to be 2-3 times wider than the signal lines. The power lines in Figure 30a are 
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1.3 µm wide, which also happens to be the optical FWHM diameter of the TPA laser spot. 
Therefore, the metal lines in older CMOS technologies, especially the power lines, could reflect 
the majority of the incident laser energy. Large-area metal lines also exist in many analog and 
power devices, as was the case in the power MOSFET in [107] in which significant reflections 
were observed. Also, it is common for metal lines in the upper layers (e.g., metal layer 5) to be 
wider than in the lower layers since they extend over longer distances and their resistance must 
be minimized. Although they provide a large reflective surface, their large separation from the 
silicon (see ―Metal 5‖ in Figure 29) makes it unclear whether they can significantly enhance the 
photon density therein. Finally, it is unclear to what degree silicide layers may cause reflections 
[110]. To reduce their sheet resistance, both heavily doped regions and polysilicon lines are often 
blanketed with a layer of metal silicide that is only tens of nanometers thick. Therefore, silicide 
is often present over the source, drain, and gate regions (see Figure 30a), but its coefficient of 
reflection is probably smaller than that of the aluminum or copper lines that can reflect nearly 
100% of incident light. 
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(a)            (b) 
Figure 30. Standard cell library [109] inverters from the (a) 250 nm and (b) 130 nm technology 
nodes. The VDD and GND lines are wider than the signal lines, and are on the order of the TPA 
laser FWHM optical spot size in the 250 nm technology node. 
 
Ideally one could calculate the reflection-induced charge generation enhancement factor 
from first principles, but the complex optics involved may be prohibitive. One might think that, 
in the worst case, reflections could double the photon density, and therefore quadruple the charge 
generation since this is a TPA process. However, charge generation cannot be enhanced by this 
value (300%) due to several interdependent optical effects. 
1. Reflectivities and surface qualities of metal/oxide and oxide/Si interfaces. 
2. Etalon effects, in which light can be reflected multiple times between the metal/oxide and 
oxide/Si interfaces. 
3. Constructive and destructive interference of the interacting waves of light. 
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4. Free carrier absorption, in which free carriers in the silicon reduce the transmittance of 
the laser light. 
5. Nonlinear refraction, in which the refractive indices of the oxide and silicon vary with 
light intensity. 
6. Free-carrier-induced nonlinear refraction, in which the refractive index of the silicon 
varies with carrier concentration. 
7. Difference in timing of incident and reflected pulses. 
A detailed discussion of these optical effects is outside the scope of this work. The reader is 
directed to [67], [111] and references therein. 
The charge generation enhancement that contributed to the data in Figures 26c and 27b 
cannot be accurately quantified, for a few reasons. First, these are binary (SEL) events. Second, 
the mappings were only performed at a few pulse energies. Third, there are no two positions, 
―metal‖ vs. ―no metal‖, that are known to have the same pulse energy threshold in the absence of 
reflections. However, the (red and dark blue) pulse energies used in Figure 26c differ by 30%, 
and the following argument shows that charge generation was enhanced by at least this value. 
Note that SEL was triggered at an energy of 4.2 nJ
2
 (red) in the ―no metal‖ case at {X = 7 µm, Y 
= 17 µm}. Since this is one of the true positions of maximum SEL sensitivity (see Chapter VI 
and Figure 26b), if SEL was triggered anywhere on the test structure at the lower 2.9 nJ
2
 (dark 
blue) pulse energy then it should have been triggered here, in the absence of reflections. 
However, SEL did not occur at that location for that pulse energy, but because of reflections, it 
did occur beneath the metal lines.  
It would be useful to know the maximum charge generation enhancement that reflections 
can cause as a function of the metal line width and the height of the metal above the 
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semiconductor. Figure 26c only supports the conclusion that the enhancement was between 30 
and 300% for reflections from a 1.3 µm wide metal line that was about 1 µm above the silicon. 
Preliminary charge collection measurements (not shown) on diodes from a different technology 
reveal that the enhancement factor can reach 50%. Appendix E describes ongoing research that 
aims to extend this work by quantifying the enhancement factor for many metallization 
configurations and laser test conditions. This research will help provide an upper bound on the 
degree to which reflections may affect SEE measurements in an arbitrary IC. 
Even if the reflection-induced charge generation enhancement is significant, in some cases 
the SEE sensitivity map may not be affected. For example, in Figure 30a the wide GND metal 
line, unlike the VDD line, does not rest over a transistor. Depending on the circuit configuration, 
the nearby NMOS transistor may be very robust against charge generated beneath the GND line. 
Therefore, the impact of reflections on the SEE response of an IC is a function of both the degree 
to which charge generation is enhanced and the location within the circuit in which it is 
enhanced. 
Frontside Laser Reflections 
SPA Experimental Results 
It is well known that, during frontside laser testing, metallization prevents access to certain 
regions of an IC by reflecting laser light away from the silicon [61], as shown in the 155 pJ (red) 
data in Figure 25b. Similarly, the upper edges of the metal lines can reflect laser light toward the 
silicon at large angles. Colladant et al. reported one-dimensional charge collection profiles that 
show evidence of this phenomenon [112]. When focusing the laser to the edge of a metal line, 
charge was collected in a neighboring dielectrically isolated diode. Deeper insight into this 
phenomenon is provided by the two-dimensional SEL sensitivity maps that are now presented. 
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These maps show the characteristic signature of the phantom SEE sensitive regions that can 
appear when using pulse energies far above threshold. Since most laser testing is performed 
using pulse energies near the SEE threshold energy, this phenomenon will only be manifest in a 
limited number of applications. 
Figure 31a contains two copies of the test structure shown in Figure 26a and has eight 
latch-able pnpn elements. The N- and P-well contacts are at the top of the figure. Metal lines are 
stacked on layers one through five, and are drawn in grey. Metal lines at the uppermost layer—
layer six—are drawn in brown. The structure is further described in Chapter III. 
 
 
(a)                                     (b) 
Figure 31. (a) Test structure with eight n+ and p+ sources separated by the minimum allowable 
distance. (b) Frontside SPA laser SEL sensitivity map taken at 55 pJ. Laser light was scattered at 
large angles from the upper edges of the metal lines at many locations, such as at position C, to 
interact with the SEL sensitive regions, as in shown in Figure 32. 
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A frontside SPA laser SEL sensitivity map is shown for this structure in Figure 31b. The 
eight large sensitive regions correspond to the openings in the metallization and are located near 
the pnpn elements. Note that two smaller sensitive regions also exist along Y = 37 µm. The 
nearest pnpn elements that exist below or to the left or right of these sensitive regions are 
hundreds of micrometers away, and they were not biased during this test. Therefore, these two 
sensitive regions correspond to SEL being triggered at the pnpn elements at Y = 25 µm. 
However, these two sensitive regions are disjoint from the two larger sensitive regions above, 
suggesting that they were caused by a different mechanism. 
The mechanisms responsible for the data along the black dashed cutline at the bottom of 
Figure 31b can be understood using the cross-section in Figure 32. For simplicity, we assume 
that the laser is perfectly collimated. At position A, which is labeled in both Figures 31b and 32, 
the laser directly strikes the SEL sensitive region and triggers latchup. At position B the laser 
does not have enough energy to trigger SEL. At position D the laser is reflected from the Metal6 
line away from the silicon. At position C the laser is reflected from the upper edge of the Metal6 
line, which is not perfectly square, so light scatters in many directions. A small fraction of that 
light strikes the silicon that is very sensitive to SEL, and thus, triggers latchup. Note that the laser 
light also diffracts [111] from the edge of the Metal6 line (not drawn), which further contributes 
to light being scattered toward the SEL sensitive region.  
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Figure 32. Cross-section taken along the black dashed line at the bottom left of Figure 31b, 
showing a frontside SPA laser strike at position C. The laser light is scattered from the upper 
edge of Metal 6 and triggers latchup by striking the SEL sensitive region. 
 
Reflections from the upper edges of the Metal5 (grey) lines along X = 19 µm also triggered 
SEL. Three small sensitive regions are visible here that are partially merged with the large 
sensitive regions to the right. Since reflections caused these phantom sensitive regions along X = 
19 µm, this likely also occurred along X = 9 µm, but those phantom sensitive regions are fully 
merged with the larger regions to the right so they cannot be easily identified.  
Other SEL mappings (not shown) reveal that the two reflection-induced sensitive regions in 
Figure 31b along Y = 37 µm merge with the sensitive regions above when the laser pulse energy 
is increased. When the pulse energy is decreased the sensitive regions grow farther apart. When 
further decreased the two reflection-induced sensitive regions disappear, because the fraction of 
the reflected light that struck the silicon had insufficient energy to trigger SEL. 
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Implications for Testing 
Most laser testing is performed using pulse energies slightly above the SEE threshold 
energy, or the energy at which only a small fraction of the irradiated area is susceptible. 
Reflection-induced SEL sensitive regions were only observed with the frontside SPA laser when 
testing at much larger pulse energies, or at energies that caused a large fraction of the irradiated 
area to be susceptible (see Figure 31b). Since reflections from the upper edges of metal lines 
only cause a small fraction of the incident light to strike the silicon at distant locations (see 
Figure 32), tests near the threshold energy reflect insufficient light to trigger SEL. Therefore, 
reflections can be made negligible for frontside SPA tests by using energies that only slightly 
exceed the threshold energy.  
If it is necessary to use much larger pulse energies then the microstructure of the sensitivity 
map should be interpreted cautiously. Alignment of the sensitivity map with an image of the 
metallization (ideally, a layout file that includes the dummy metal) may allow reflection-induced 
sensitive regions to be identified. It is easiest to identify reflection effects from the uppermost 
metal layers, because they cause light to be scattered over larger lateral distances than the lower 
layers, thereby improving the odds that the phantom sensitive region will be distant and disjoint 
from the true sensitive region (see position C in Figures 31b and 32). 
Summary 
The SEL sensitivity maps presented in this work demonstrate that laser light reflected from 
metal lines toward the silicon can, at times, contribute to SEE test results, for both through-wafer 
TPA and frontside SPA laser tests. Reflections that occur during through-wafer tests from the 
backside of metallization can enhance the photon density, and thus the charge generation, in the 
silicon, which is manifest as a reduction in the SEE pulse energy threshold. Reflections that 
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occur during frontside-incident tests from the upper edges of the metal lines only affect the SEE 
response for pulse energies that exceed those normally used during laser testing. Therefore, in 
the Chapter VI study of SEL sensitive areas, the frontside SPA maps are more instructive than 
the backside TPA maps, because the wide metal lines in the test structures caused a significant 
fraction of the TPA laser light to be reflected, which dominated the SEL response. 
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CHAPTER VIII 
 
SUMMARY AND CONCLUSIONS 
 
This experimental study focuses on SEL hardening strategies, triggering mechanisms, and 
testing considerations. The frontside SPA laser test method is used extensively. The through-
wafer TPA laser, broadbeam heavy ion, proton, and neutron test methods are also used. The 
majority of the work is done using custom test structures fabricated in a Jazz Semiconductor 
180 nm technology. Many insights into SEL are provided by these structures that were not 
discovered in previous studies. Many previous studies on SEL used dense circuits such as 
SRAMs [7], [66], [75], [105], whose feature sizes are small relative to minimum laser and 
microbeam spot sizes, and which contain many pnpn paths of varying sensitivities. Other studies 
investigated the SEL sensitivity of simple large aspect ratio pnpn structures [7], [8] that were 
intended for electrical latchup characterization (see Figure 4). The layout of these structures is 
very different from that of the parasitic pnpn regions in high density ICs, and, as a result, the 
physics of latchup can be quite different [32]. The structures used in this work were designed to 
capture the physics of latchup in high-density ICs, while being simple enough to allow individual 
pnpn regions to be isolated with a pulsed laser. 
Chapter IV reports the effectiveness of SOI, triple well, and guard rings at mitigating SEL. 
In some SOI technologies the lateral isolation (e.g., shallow trench isolation) does not extend all 
the way down to the buried oxide, so pnpn paths exist and latchup can occur and has been 
observed. Experimental neutron data on SRAMs and laser data on test structures show that triple 
well is an effective zero-area-penalty hardening strategy for SEL. The laser data also suggest that 
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a single guard ring may be sufficient for SEL immunity for many technologies at or below the 
180 nm node. This reduces the area penalty by 50% relative to dual guard rings. 
Chapter V discusses the latchup domino effect. After triggering latchup in a certain pnpn 
region with a pulsed laser, latchup was observed to spread to neighboring pnpn regions, which 
then infected other more distant regions until it had spread over a total distance of 700 µm in 
discrete steps of up to 21 µm. This spreading occurs because a fraction of the electrons injected 
into the p-substrate by one latched pnpn region are collected by distant N-wells. These N-wells 
then experience well potential modulation, thereby triggering latchup in additional pnpn regions. 
Other mechanisms by which latchup can spread are also discussed, along with the implications 
for root cause analysis, test structure design, thermal damage, and MBUs. 
In Chapter VI, SEL sensitive areas are probed in the test structures using frontside SPA and 
backside TPA lasers to show their shapes and positions relative to the affected pnpn regions. The 
saturation cross section measured with heavy ions is consistent with the laser data and with the 
area of the structure. Contrary to previous two-dimensional studies, this three-dimensional study 
shows that the position of maximum SEL sensitivity in these structures is not centered on a pnpn 
region, but between two neighboring pnpn regions, due to synergistic triggering. Also, depending 
on the geometry of the pnpn regions, the position of maximum SEL sensitivity may not be in the 
N-well. Ongoing research is described in Appendix D that aims to extend this work by 
performing an on-orbit experiment that will help to validate/improve SEL rate prediction models. 
The SEL sensitivity maps presented in Chapter VII demonstrate that laser light reflected 
from metal lines toward the silicon can, at times, contribute to SEE test results, for both through-
wafer TPA and frontside SPA laser tests. Reflections that occur during through-wafer tests from 
the backside of metallization can enhance the photon density, and thus the charge generation, in 
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the silicon, which is manifest as a reduction in the SEE pulse energy threshold. Reflections that 
occur during frontside-incident tests from the upper edges of the metal lines only affect the SEE 
response for pulse energies that exceed those normally used during laser testing. Therefore, the 
frontside SPA maps are more instructive in the Chapter VI study of SEL sensitive areas than the 
backside TPA maps, because the wide metal lines in the test structures caused a significant 
fraction of the TPA laser light to be reflected, which dominated the SEL response. Ongoing 
research is described in Appendix E that aims to extend this work by quantifying the charge 
collection enhancement that results from the reflected TPA laser light. 
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APPENDIX A 
 
Python Script for Controlling Power Supply and DAQ Unit 
 
 
# This program reads data from channel 1 of the 2-channel Agilent 6624A power supply, using 
the Agilent E5810A GPIB/LAN controller. 
# Script has the option of finding the holding voltage by ramping down the voltage until the 
latchup current is extinguished. 
# Script has the option of 2 signal handshaking with NRL's stage controllers. Used for TPA or SPA 
testing. 
# 
# Run this script following this syntax:  $ python 6624.py run001      (the run001 is used for 
output filenames) 
# End this script by deleting the file 6624_is_running.dat using another terminal. Control-C 
won't end script, it will be handled as an error. 
 
import vxi_11 
from vxi_11 import vxi_11_connection 
ps=vxi_11.vxi_11_connection(host='192.168.0.100', device="gpib0,15", timeout=30000)  #this 
line is for the 6624 in the FEL 
import time 
import pickle 
import sys 
import traceback 
import os.path 
 
class agilent_daq(vxi_11_connection): 
     
idn_head="HEWLETT-PACKARD,34970A"    
         
def __init__(self, **kwargs): 
vxi_11_connection.__init__(self, use_vxi_locking=False, **kwargs) 
 
def getparam(vxi_result): 
return float(vxi_result[2].strip()) 
    
def initialize6624(): 
#Setting up initial voltages and current limits on the 6624.  
ps.write("iset 1," + str(I_Ch1_limit))   #sets p+ Ilimit 
ps.write("vset 1," + str(V_SRAM))  #sets SRAM Ch1 to 1.2 V. ****This is VDDA**** 
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def powerOff6624(): 
#Sets voltage to 0. 
ps.write("vset 1," + str(0)) 
 
     
f=open(sys.argv[1] + "_" + time.strftime("%Y%m%d.%H%M%S") + '.txt','wb')  #writes a binary 
file 
h=open('Vhold_summary.txt','a')  # For each run I'll append the Vhold values to a separate file, 
for fast analysis 
 
runningFile=open('6624_is_running.dat','wb')  # file to indicate that 6624.py is running. Delete 
it to stop this script 
 
Handshake=1   #1=Two-wire handshaking used (see algorithm in ppt slide), 0=no handshaking, 
just LU monitoring 
rasterPosition=1  #Will be incremented for each move of the X-Y stages 
laserDwellTime=0.1   #Run SEL test at each position for 50 ms 
rasterInProgress=0  #Set to 1 once I've recieved first N2V High signal. Used to know when raster 
complete. 
SEL=0   #Set to 1 if SEL occurs at a given raster position 
 
Find_Vhold=0  #Set to 1 if you want to search for Vhold, set to 0 if you don't 
 
#Constants 
Ch1_LU_counter = 0  #used to count SRAM LU events during a single irradiation 
total_dead_time = 0  #used to sum up the total time when SRAM is either latched or powered 
off 
Cool_off_delay = 0.5  #seconds that I leave power off, to allow heat to dissipate 
 
Exception_count = 0  #Used to debug code, count number of exceptions 
 
V_SRAM = 1.8 
I_Ch1_limit = 0.100  #Vdda 
 
Ch1_I_LUthreshold = 0.005  #Defining events that exceed xxx mA as a LU. This is lower than the 
100 mA limit used on the power supply, so that we will supply the SRAM with a current larger 
than Ihold. 
        
Step_size_Vhold = 0.010   #50 mV steps to find Vhold 
R_size = 0.0  #size of current limiting resistor in ohms 
total_dead_time = 0 
 
ps.clear() 
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print "Starting", sys.argv[1] 
print >>f, "Starting", sys.argv[1] 
print >>h, "Starting", sys.argv[1] 
 
#Recording all the constants and options used when running the script 
print "I_Ch1_limit=", I_Ch1_limit, ", I_Ch1_LUthres=", Ch1_I_LUthreshold 
print >>f, "I_Ch1_limit=", I_Ch1_limit, ", I_Ch1_LUthres=", Ch1_I_LUthreshold 
print "Cool_off_delay=", Cool_off_delay, ", R_size=", R_size, ", Step_size_Vhold=", 
Step_size_Vhold 
print >>f, "Cool_off_delay=", Cool_off_delay, ", R_size=", R_size, ", Step_size_Vhold=", 
Step_size_Vhold 
print "Find_Vhold=", Find_Vhold, ", Handshake=", Handshake, ", laserDwellTime=", 
laserDwellTime 
print >>f, "Find_Vhold=", Find_Vhold, ", Handshake=", Handshake, ", laserDwellTime=", 
laserDwellTime 
 
if Handshake==1: 
daq=agilent_daq(host="192.168.0.100", device="gpib0,9",  timeout=2000, 
device_name="adc", raise_on_err=1) 
 
daq.write("SOUR:DIG:DATA:BYTE 0, (@102)")  #Sets the 'SEL' and V2N lines to 0. 
else: 
initialize6624() 
    
start_time = time.time()  #used to determine total time since script started, which should be a 
few seconds before beam starts. 
 
while(1): # Get voltages and currents from all four channels of the power supply 
f.flush()  #forces all data to be written to output file at least once per loop 
h.flush() 
    
if Handshake==1: 
print time.asctime(), '\t', time.time(), '\t', "Waiting for XY stage readiness (N2V 
High)" 
 
print >>f, time.asctime(), '\t', time.time(), '\t', "Waiting for XY stage readiness 
(N2V High)" 
       
timeN2Vlow = time.time() #Used for reference so I know when 10 seconds have 
elapsed, indicating raster is complete 
   
        while(1):       #Wait for N2V High 
100 
 
if (os.path.isfile('/home/nathaniel/Desktop/Jazz/NRL/6624_is_ 
running.dat') == False):   
                break 
   
    err, reason, val = daq.transaction("SENS:DIG:DATA:BYTE? (@101)")   
#Reads the N2V signal 
             
val=int(float(val))  #Converts from string to float to integers 
   
    if val==255:   #val=255 when N2V=1. 
                rasterInProgress=1 
print time.asctime(), '\t', time.time(), '\t', "Stage motion complete, 
now at position", rasterPosition 
print >>f, time.asctime(), '\t', time.time(), '\t', "Stage motion 
complete, now at position", rasterPosition 
        rasterPosition=rasterPosition+1 
      
        print time.asctime(), '\t', time.time(), '\t', "Powering up DUT" 
        print >>f, time.asctime(), '\t', time.time(), '\t', "Powering up DUT" 
        ps.write(("OUT 1,1")) 
        initialize6624() 
#print time.asctime(), '\t', time.time(), '\t', "DUT powered up, 
laser window opens" 
#print >>f, time.asctime(), '\t', time.time(), '\t', "DUT powered up, 
laser window opens" 
        time.sleep(laserDwellTime) 
        break 
      
    elif val==254:  #val=254 when N2V=0. This 'elif' exits script if raster  
   complete, and N2V stays low for > 9 sec.. 
if ((time.time()-timeN2Vlow) > 200000):  #Increased from 10 sec 
for SPA setup, so that pausing scan doesn't cause run to abort my 
.py script 
if rasterInProgress==1: 
print time.asctime(), '\t', time.time(), '\t', "Raster 
complete, ending program" 
print >>f, time.asctime(), '\t', time.time(), '\t', 
"Raster complete, ending program" 
daq.write("SOUR:DIG:DATA:BYTE 0, (@102)")  
#Sets the 'SEL' and V2N lines to 0, so in a good 
state for next run 
os.remove('/home/nathaniel/Desktop/Jazz/ 
NRL/6624_is_running.dat')  #allows break from the 
main outer while loop, and the program ends 
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f.flush()  #forces all data to be written to output 
file at least once per loop 
                       h.flush() 
    else: 
        print "Invalid state in N2V!!! " 
        print>>f, "Invalid state in N2V!!! "        
   
#If this file disappears then I'll stop the script. can't be stopped by control-C. Takes a 
several seconds to stop script. 
    if (os.path.isfile('/home/nathaniel/Desktop/Jazz/NRL/6624_is_running.dat') == False):   
ps.clear()   #temporarily commented out to allow me to see error after stopping 
script. 
        break 
try: 
      v1=getparam(ps.transaction("vout? 1")) 
i1=getparam(ps.transaction("iout? 1")) 
       
    Vdd = V_SRAM  #reset Vdd to V_SRAM, before starting each Vhold measurement 
         
print time.asctime(), '\t', time.time(), '\t', v1, '\t', i1 
print >>f,  time.asctime(), '\t', time.time(), '\t', v1, '\t', i1 
         
if i1 > Ch1_I_LUthreshold: 
dead_time_start = time.time() 
SEL=1 
          
print '\n', time.asctime(), '\t', time.time(), '\t','********** HIGH 
CURRENT ON CHANNEL 1! ************' 
print >>f, '\n', time.asctime(), '\t', time.time(), '\t','********** HIGH 
CURRENT ON CHANNEL 1! ************' 
    Ch1_LU_counter = Ch1_LU_counter + 1 
    print 'Ch1 latchup count =', Ch1_LU_counter 
    print >>f, 'Ch1 latchup count =', Ch1_LU_counter 
   
  if Find_Vhold==1: 
print '\x07'     #triple beep denotes LU on Ch1 
   time.sleep(0.2) 
print '\x07' 
time.sleep(0.2) 
print '\x07' 
      
       v1=getparam(ps.transaction("vout? 1")) 
       i1=getparam(ps.transaction("iout? 1")) 
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               print time.asctime(), '\t', time.time(), '\t', v1, '\t', i1 
               print >>f, time.asctime(), '\t', time.time(), '\t', v1, '\t', i1 
   
       print 'Stepping down VDD to find Vhold' 
       print >>f, 'Stepping down VDD to find Vhold' 
            
# variables used to determine holding voltage and holding current. If -
9999 ever is seen at output then a single step determined the Vhold and 
Ihold 
       last_Vset = getparam(ps.transaction("vset? 1"))   #initializing values 
       second_last_Vset = last_Vset 
       last_Iout = i1 
       second_last_Iout = last_Iout 
   
       while (i1 > Ch1_I_LUthreshold):     
Vdd = v1 - Step_size_Vhold  #stepping down Vdd in 25 mV steps 
(but steps are exactly this value, because of I resolution of 6624) 
          if Vdd < Step_size_Vhold: 
               print "oops! almost applied a negative Vdd" 
               print >>f, "oops! almost applied a negative Vdd" 
               Vdd = -9999  #this is the N/A number for Vdd 
               break 
    
                  ps.write("vset 1," + str(Vdd)) 
          second_last_Vset = last_Vset 
last_Vset=getparam(ps.transaction("vset? 1")) 
      
           time.sleep(0.001) 
           v1=getparam(ps.transaction("vout? 1")) 
           i1=getparam(ps.transaction("iout? 1")) 
           second_last_Iout = last_Iout 
           last_Iout = i1 
      
print time.asctime(), '\t', time.time(), '\t', v1, '\t', i1, "     \tVset =", 
last_Vset 
print >>f,  time.asctime(), '\t', time.time(), '\t', v1, '\t', i1, "     
\tVset =", last_Vset 
     
print "UNcompensated Vhold between", last_Vset, "and", 
second_last_Vset 
print "  Compensated Vhold between", last_Vset - last_Iout*R_size, 
"and", second_last_Vset - second_last_Iout*R_size  
       print "Ihold is slightly below", second_last_Iout 
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print >>f,"UNcompensated Vhold between", last_Vset, "and", 
second_last_Vset 
print >>f,"  Compensated Vhold between", last_Vset - last_Iout*R_size, 
"and", second_last_Vset - second_last_Iout*R_size  
       print >>f,"Ihold is slightly below", second_last_Iout 
   
print >>h, "Ch1 LU #" , Ch1_LU_counter, ":", last_Vset, "\t< 
VholdUNcomp <\t", second_last_Vset, "\tand\t", last_Vset - 
last_Iout*R_size, "\t< VholdComp <\t", second_last_Vset - 
second_last_Iout*R_size, "\tand\tIhold <", second_last_Iout  
       
   
ps.write(("OUT 1,0"))  #Note that the SRAM is susceptible to LU for a very brief 
moment before this command is issued 
   #Wait for "Cool_off_delay" seconds, then turn on channel 2 again 
    
print time.asctime(), '\t', time.time(), '\t', 'DISABLING CHANNEL 1 OUTPUT for', 
Cool_off_delay, 'seconds' 
print >>f, time.asctime(), '\t', time.time(), '\t', 'DISABLING CHANNEL 1 OUTPUT 
for', Cool_off_delay, 'seconds' 
   time.sleep(Cool_off_delay) 
   
if Handshake == 0:          #Automatically repower DUT if this isn't a handshaking 
test 
               ps.write(("OUT 1,1")) 
          initialize6624() 
      
               dead_time_end = time.time() 
       dead_time = dead_time_end - dead_time_start 
       total_dead_time = total_dead_time + dead_time 
       dead_time_perc = total_dead_time / (time.time() - start_time) * 100 
print 'dead time =', str(round(dead_time,2)), 'and total dead time =', 
str(round(total_dead_time,2)), "and total run time =", 
str(round(time.time() - start_time,2)), "and dead time % =", 
str(round(dead_time_perc,2)), "%" 
print >>f, 'dead time =', str(round(dead_time,2)), 'and total dead time =', 
str(round(total_dead_time,2)), "and total run time =", 
str(round(time.time() - start_time,2)), "and dead time % =", 
str(round(dead_time_perc,2)), "%" 
   
print time.asctime(), '\t', time.time(), '\t', '----------------end of LU event--------------
--------------\n' 
print >>f, time.asctime(), '\t', time.time(), '\t', '----------------end of LU event---------
-------------------\n'  
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else: 
  SEL=0  
  if Handshake==1: 
       powerOff6624() 
 
if Handshake==1: 
           if SEL==1:  #This completes Step 2 in handshaking algorithm 
daq.write("SOUR:DIG:DATA:BYTE 129, (@102)")  #Sets the 'SEL' line to 1, 
sets V2N line to 1. 
           else: 
daq.write("SOUR:DIG:DATA:BYTE 128, (@102)")  #Sets the V2N line to 1, 
leaves SEL at 0. 
      
print time.asctime(), '\t', time.time(), '\t', "Waiting for NRL to receive data (N2V 
Low)" 
print >>f, time.asctime(), '\t', time.time(), '\t', "Waiting for NRL to receive data 
(N2V Low)" 
      
   while(1):       #Wait for N2V Low, step 3 in handshaking algorithm 
if (os.path.isfile('/home/nathaniel/Desktop/Jazz/NRL 
/6624_is_running.dat') == False):   
                 break 
   
err, reason, val = daq.transaction("SENS:DIG:DATA:BYTE? (@101)")  
#Reads the N2V signal 
               val=int(float(val))  #Converts from string to float to integers 
   
       if val==254:   #val=254 when N2V=0. 
          break 
       elif val==255:  #val=255 when N2V=1.  
           time.sleep(0.0001)  #Do nothing 
       else: 
           print "Invalid state in N2V!!!!!!!!!!!!!!!!!!!!!!!!!" 
           print>>f, "Invalid state in N2V!!!!!!!!!!!!!!!!!!!!!!!!!"        
         
daq.write("SOUR:DIG:DATA:BYTE 0, (@102)")  #Sets the 'SEL' and V2N lines to 0. 
Step 4 in algorithm. 
 
except: 
Exception_count = Exception_count + 1 
print "Exception #", Exception_count,", program almost terminated!  Here's the 
error:" 
print >>f, "Exception #", Exception_count,", program almost terminated!  Here's 
the error:" 
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traceback.print_exc()   #this command prints the Python exception to the 
terminal 
    
        save_stderr=sys.stderr  #These 4 lines print the Python exception to file 
        sys.stderr=f 
        traceback.print_exc() 
        sys.stderr=save_stderr 
        print >>f, '\n' 
       
error=getparam(ps.transaction("err?"))  #This prints the 6624's version of the 
error that occurred 
        if error != 0: 
            print "6624 ERROR!!!!  Error says:", error 
            print >>f, "6624 ERROR!!!!  Error says:", error 
            
if ps.locklevel < 0:           #Code added by Mendenhall on 8-12-11 to stop errors 
we don't understand from making the program hang up 
            ps.locklevel = 0 
    print "Last line of defense against errors was used!!!!" 
    print >>f, "Last line of defense against errors was used!!!!" 
   
        print "Resetting 6624 to clear errors" 
        print >>f, "Resetting 6624 to clear errors" 
        ps.clear()  
initialize6624() 
 
106 
 
APPENDIX B 
 
Python Script for Monitoring Temperature 
 
# This program reads data from sensors A and B of the 2-input Lakeshore 331S  
# temperature controller, using the Agilent E5810A GPIB/LAN controller. 
# It prints the temperatures to file with timestamps. 
# 
# Note that the desired temperature is set by doing this in another terminal: 
# $ python -i set_temp_setpoint.py 
# 
# Connect heater thermistor to input B on back of 331, and DUT thermistor to input A. 
 
import sys 
import vxi_11 
import time 
import pickle 
import traceback 
import os.path 
 
tc=vxi_11.vxi_11_connection(host='192.168.0.100', device="gpib0,11", timeout=30000) 
def getparam(vxi_result): 
return float(vxi_result[2].strip()) 
 
f=open('temperature_monitor.txt','a') 
runningFile=open('331_is_running.dat','wb')  # file to indicate that 331.py is running. Delete it to 
stop this script 
 
Heater_range=getparam(tc.transaction("range?"))   #Note that range 0=off, 1=low, 2=med, 
3=high 
print >>f, 'Heater range =', Heater_range 
print 'Heater range =', Heater_range 
 
 
Curve_A = getparam(tc.transaction("incrv? a"))   #Note that I should always see 40 from both! 
Curve_B = getparam(tc.transaction("incrv? b")) 
print >>f, 'Sensor A uses curve # =', Curve_A 
print 'Sensor A uses curve # =', Curve_A 
print >>f, 'Sensor B uses curve # =', Curve_B 
print 'Sensor B uses curve # =', Curve_B 
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print >>f, 'Beginning to monitor........................ \tSetT\tHeater_%\tHeater_Temp\tDUT_Temp (C)' 
print 'Beginning to monitor........................ \tSetT\tHeater_%\tHeater_Temp\tDUT_Temp (C)' 
 
while(1):  
#If this file disappears then I'll stop the script. can't be stopped by control-C. Takes 
several seconds to stop script. 
if (os.path.isfile('331_is_running.dat') == False):   
   break 
     try: 
          f.flush() 
   Setpoint_Temp=getparam(tc.transaction("setp? 1")) 
SRAM_Temp=getparam(tc.transaction("crdg? a")) 
Heater_Temp=getparam(tc.transaction("crdg? b")) 
Heater_Percent=getparam(tc.transaction("htr?")) 
 
if Heater_Temp > 140: 
print >>f, 'Heater temperature exceeds 140C !!!!!!!' 
print 'Heater temperature exceeds 140C !!!!!!!' 
 
print >>f,  time.asctime(), '\t', time.time(), '\t', Setpoint_Temp, '\t', 
Heater_Percent, '% \t\t', Heater_Temp, '\t', SRAM_Temp 
         
print time.asctime(), '\t', time.time(), '\t', Setpoint_Temp, '\t', Heater_Percent, 
'% \t\t', Heater_Temp, '\t', SRAM_Temp 
 
   time.sleep(0.5) 
except: 
   print "Exception, program almost terminated!  Here's the error:" 
print >>f, "Exception, program almost terminated!  Here's the error:" 
traceback.print_exc() 
  
save_stderr=sys.stderr  #These 4 lines print the exception to file 
sys.stderr=f 
traceback.print_exc() 
sys.stderr=save_stderr 
print >>f, '\n' 
  
print '\x07'     #four beeps denotes exception 
time.sleep(0.2) 
print '\x07' 
     time.sleep(0.2) 
print '\x07'      
time.sleep(0.2) 
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print '\x07' 
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APPENDIX C 
 
Python Script for Setting Temperature 
 
# Run this file in interactive mode by typing: 
# $ python -i set_temp_setpoint.py 
 
import sys 
import vxi_11 
import time 
import pickle 
 
tc=vxi_11.vxi_11_connection(host='192.168.0.100', device="gpib0,11") 
def getparam(vxi_result): 
 return float(vxi_result[2].strip()) 
  
print "To change temperature type \"tc.write(\"setp 1,DESIRED_TEMP_VALUE\") and hit enter" 
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APPENDIX D 
 
Future Work: The RadFxSat On-Orbit SEL Experiment 
 
The array of structures shown in Figure 27a is very susceptible to heavy ion-induced 
latchup, as evidenced by the low LET threshold in Figure 28. A small proton dataset (not shown) 
was obtained at TRIUMF, and shows that 58 MeV protons can also trigger SEL in this same 
array at 27 °C for a bias of 3.3 V. This high SEL susceptibly at low temperatures makes these 
structures a prime candidate for an experiment designed to gather many on-orbit SEL events, as 
is being done on the PROBA-II satellite [113], [114]. These data could then be used to 
validate/improve SEL sensitive volume and rate prediction models. These structures are well 
suited for this on-orbit experiment for several other reasons. 
1. They were designed with very wide metal lines to prevent thermal damage (see 
Chapter III).  
2. The latchup current always goes to the current limit. This absence of microlatchup 
simplifies the detection circuitry. 
3. The standby current is on the order of a few nanoamperes, so very little power is 
required. 
4. Tests on these structures are easily parallelized by biasing multiple copies of the array 
in parallel. This allows statistics to be gathered on multiple chips simultaneously. 
5. The chips are all from the same wafer, thereby eliminating wafer-to-wafer variability. 
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6. The same SEL sensitive volume (see Figure 27b) is replicated 1280 times to compose 
the array, which simplifies modeling. This is not the case in the SRAMs being flown on 
PROBA-II [66]. 
7. The layout and process geometries and doping profiles of these structures are known, 
which allows for greater modeling fidelity. 
Although the SEL experiment on PROBA-II has been very well designed, it cannot claim the 
advantages listed above.  
The CREME96 simulations that have been run (not shown) based on the proton data and 
the heavy ion data in Figure 28 indicate that even the highest on-orbit proton- and heavy ion-
induced SEL rates for these structures would be too low to gather significant statistics. 
Therefore, a second chip has been designed in the same 180 nm process used in this work. The 
design is identical to that of the array of 1280 copies of the unit cell shown in Figure 27a, with 
two exceptions. First, the new unit cell has N- and P-well widths of 3 µm instead of 5 µm (see 
Figure 27), which will promote SEL by increasing resistance to the well contacts. Second, the 
total area of the array is 1.35 × 10-1 cm2 , which is 18.7 times more area than that of the array 
tested in this chapter. These modifications, along with the use of a bias of 3.3 V and the testing 
of multiple copies of this chip, make it likely that this on-orbit experiment will result in many 
more SEL events than the 87 events that have been observed by PROBA-II in the past two years 
[113].  
Fabrication of the new array of latchup test structures will be complete in September. The 
payload used to detect latchup in and monitor the temperature of these structures has been 
designed by a senior project group [115]. This payload is currently being integrated into 
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Vanderbilt University‘s ―Independence RadFxSat‖, which is scheduled to launch in 2013 for a 
one-year polar low Earth orbit mission [116].  
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APPENDIX E 
 
Future Work: Quantification of TPA Laser Reflection-Induced Charge Collection Enhancement 
 
New test structures have been designed in the Jazz Semiconductor 180 nm technology for a 
follow-up study, one of which is shown in Figure 33. This ongoing research aims to quantify the 
charge collection enhancement factor resulting from reflected TPA laser light (see Chapter VII) 
as a function of metal line width, height of the metal above the silicon (i.e., metal layer number, 
see Figure 33), focal depth, pulse energy, and the presence of silicide. These data will help 
provide an upper bound on the degree to which reflections may affect SEE measurements in an 
arbitrary IC. 
 
 
Figure 33. Illustrated cross-section of one of the test structures designed for a follow-up study of 
the reflection-induced charge collection enhancement that occurs during through-wafer TPA 
testing. 
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